Exposing Approximate Computing Optimizations at Different Levels: From Behavioral to Gate-Level

Many classes of applications exhibit significant tolerance to inaccuracies in their computations. Some examples include image processing, multimedia applications, and machine learning. These inaccuracies can be exploited to build circuits with smaller area, lower power, and higher performance. Most previous work restricts the approximate optimizations to a particular level of abstraction or step within the VLSI process. This paper shows that a combined multilevel approach is far more superior. Thus, this paper exploits different optimizations visible only at each particular level, leading to better results than single-level methods. Moreover, approximate computing is highly data-dependent. Therefore, in this paper, we study the stability of the approximate circuits when the circuit is optimized for a particular data distribution and the final workload differs from it. Previous work mainly considers a single input data distribution and that this distribution is equal to the final workload. Results show that our proposed method can find better and more optimal configurations compared with previous work and can achieve circuits, which are more robust in environments with dynamic workloads.

[1]  Rajesh K. Gupta,et al.  Grater: An approximation workflow for exploiting data-level parallelism in FPGA acceleration , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Scott A. Mahlke,et al.  Quality Control for Approximate Accelerators by Error Prediction , 2016, IEEE Design & Test.

[3]  Benjamin Carrión Schäfer,et al.  S2CBench: Synthesizable SystemC Benchmark Suite for High-Level Synthesis , 2014, IEEE Embedded Systems Letters.

[4]  Andy D. Pimentel,et al.  Scenario-based design space exploration of MPSoCs , 2010, 2010 IEEE International Conference on Computer Design.

[5]  Qiang Xu,et al.  Approximate Computing: A Survey , 2016, IEEE Design & Test.

[6]  Puneet Gupta,et al.  Trading Accuracy for Power with an Underdesigned Multiplier Architecture , 2011, 2011 24th Internatioal Conference on VLSI Design.

[7]  Philippe Coussy,et al.  High-Level Synthesis: from Algorithm to Digital Circuit , 2008 .

[8]  Sherief Reda,et al.  DRUM: A Dynamic Range Unbiased Multiplier for approximate applications , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  Sparsh Mittal,et al.  A Survey of Techniques for Approximate Computing , 2016, ACM Comput. Surv..

[10]  Sied Mehdi Fakhraie,et al.  New approximate multiplier for low power digital signal processing , 2013, The 17th CSI International Symposium on Computer Architecture & Digital Systems (CADS 2013).

[11]  Wei Luo,et al.  Joint precision optimization and high level synthesis for approximate computing , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Qiang Xu,et al.  ApproxANN: An approximate computing framework for artificial neural network , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Fabrizio Lombardi,et al.  A low-power, high-performance approximate multiplier with configurable partial error recovery , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Andrew B. Kahng,et al.  Accuracy-configurable adder for approximate arithmetic designs , 2012, DAC Design Automation Conference 2012.

[15]  Qiang Xu,et al.  ApproxIt: An approximate computing framework for iterative methods , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[16]  Sanjoy Mitter,et al.  Analysis of simulated annealing for optimization , 1985, 1985 24th IEEE Conference on Decision and Control.

[17]  Antonino Mazzeo,et al.  A Pruning Technique for B&B Based Design Exploration of Approximate Computing Variants , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[18]  Rakesh Kumar,et al.  On reconfiguration-oriented approximate adder design and its application , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[19]  Kaushik Roy,et al.  IMPACT: IMPrecise adders for low-power approximate computing , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[20]  Michael Taylor.  A landscape of the new dark silicon design regime , 2013 .

[21]  Sherief Reda,et al.  ABACUS: A technique for automated behavioral synthesis of approximate computing circuits , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[22]  Christian C. Enz,et al.  Design of energy-efficient discrete cosine transform using pruned arithmetic circuits , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).