A probabilistic and timed verification approach of SysML state machine diagram

Timed-constrained and probabilistic verification approaches gain a great importance in system behavior validation. They enable the evaluation of system behavior according to the design requirements and ensure their correctness before any implementation. In this paper, we propose a probabilistic and timed verification framework of State Machine diagrams extended with time and probability features. The approach consists on mapping the extended State Machine diagram to its equivalent probabilistic timed automata that is expressed in PRISM language. To check the functional correctness of the system under test, the properties are expressed in PCTL temporal logic. We demonstrate the approach efficiency by analyzing performability properties on a Automatic Teller Machine (ATM) case study.

[1]  Allaoua Chaoui,et al.  From UML Activity Diagrams to CSP Expressions: A Graph Transformation Approach using Atom 3 Tool , 2011 .

[2]  Sanford Friedenthal,et al.  A Practical Guide to SysML: The Systems Modeling Language , 2008 .

[3]  Jun Sun,et al.  Model Checking CSP Revisited: Introducing a Process Analysis Toolkit , 2008, ISoLA.

[4]  Gethin Norman,et al.  Model checking for probabilistic timed automata , 2012, Formal Methods in System Design.

[5]  Samir Ouchani,et al.  A probabilistic verification framework of SysML activity diagrams , 2013, 2013 IEEE 12th International Conference on Intelligent Software Methodologies, Tools and Techniques (SoMeT).

[6]  Hartmut König,et al.  Designing and Verifying Communication Protocols Using Model Driven Architecture and Spin Model Checker , 2008, 2008 International Conference on Computer Science and Software Engineering.

[7]  C. A. R. Hoare,et al.  Communicating Sequential Processes (Reprint) , 1983, Commun. ACM.

[8]  Laurent Pautet,et al.  Ocarina : An Environment for AADL Models Analysis and Automatic Code Generation for High Integrity Applications , 2009, Ada-Europe.

[9]  Kim G. Larsen,et al.  A Tutorial on Uppaal , 2004, SFM.

[10]  Marian Adamski,et al.  UML state machine implementation in FPGA devices by means of dual model and Verilog , 2013, 2013 11th IEEE International Conference on Industrial Informatics (INDIN).

[11]  Akira Fukuda,et al.  Formalization and Model Checking of SysML State Machine Diagrams by CSP# , 2013, ICCSA.

[12]  Insup Lee,et al.  From Verification to Implementation: A Model Translation Tool and a Pacemaker Case Study , 2012, 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium.

[13]  Mourad Debbabi,et al.  Automatic Verification and Performance Analysis of Time-Constrained SysML Activity Diagrams , 2007, 14th Annual IEEE International Conference and Workshops on the Engineering of Computer-Based Systems (ECBS'07).

[14]  Marta Z. Kwiatkowska,et al.  PRISM 4.0: Verification of Probabilistic Real-Time Systems , 2011, CAV.

[15]  Mourad Debbabi,et al.  Probabilistic Model Checking of SysML Activity Diagrams , 2010 .

[16]  Ludovic Apvrille,et al.  TEPE: a SysML language for time-constrained property modeling and formal verification , 2011, SOEN.

[17]  Minxue Pan,et al.  An MDE-based approach to the verification of SysML state machine diagram , 2012, Internetware.

[18]  Robert de Simone,et al.  MARTE: a profile for RT/E systems modeling, analysis-and simulation? , 2008, SimuTools.

[19]  C.J.H. Mann,et al.  A Practical Guide to SysML: The Systems Modeling Language , 2009 .

[20]  Christel Baier,et al.  Principles of Model Checking (Representation and Mind Series) , 2008 .

[21]  Daniel D. Gajski,et al.  Embedded System Design: Modeling, Synthesis and Verification , 2013 .