Diode based multi mode MTCMOS 8T adder for wake up noise minimization in 90nm CMOS technology
暂无分享,去创建一个
[1] Praveen Kumar Gupta,et al. Optimization of Power Consumption in VLSI Circuit , 2014 .
[2] Eby G. Friedman,et al. Multi-voltage CMOS Circuit Design , 2006 .
[3] Volkan Kursun,et al. Ground bouncing noise suppression techniques for MTCMOS circuits , 2009, 2009 1st Asia Symposium on Quality Electronic Design.
[4] Volkan Kursun,et al. Ground Bouncing Noise Suppression Techniques for Data Preserving Sequential MTCMOS Circuits , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Amin Bazzazi,et al. Low Power Full Adder Using 8T Structure , 2012 .
[6] R. Stephenson. A and V , 1962, The British journal of ophthalmology.
[7] Suhwan Kim,et al. Minimizing inductive noise in system-on-a-chip with multiple power gating structures , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).
[8] Eby G. Friedman,et al. Multi-Voltage CMOS Circuit Design: Kursun/Multi-Voltage CMOS Circuit Design , 2006 .
[9] Vivek De,et al. Forward body bias for microprocessors in 130nm technology generation and beyond , 2002, VLSIC 2002.