Drain Extended NMOS High Current Behavior and ESD Protection Strategy for HV Applications in Sub-100nm CMOS Technologies

In this work the high current behavior of drain-extended nMOS transistors (DEnMOS) built in a state-of-the-art 65nm CMOS technology were investigated. It shown that a sufficient level of ESD robustness (I T2~2mA/mum) can be achieved through substrate biasing. The concept will be exploited to build robust ESD protections

[1]  Michael C. Smayling,et al.  Efficient npn operation in high voltage NMOSFET for ESD robustness , 1995, Proceedings of International Electron Devices Meeting.

[2]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[3]  C. Duvvury,et al.  Achieving uniform nMOS device power distribution for sub-micron ESD reliability , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[4]  Jeremy C. Smith,et al.  A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[5]  Taylor R. Efland,et al.  High-voltage drain extended MOS transistors for 0.18-/spl mu/m logic CMOS process , 2001 .

[6]  C. Duvvury,et al.  5-V tolerant fail-safe ESD solutions for 0.18µm logic CMOS process , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  M. Wendel,et al.  Tunable bipolar transistor for ESD protection of HV CMOS applications , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[8]  Charvaka Duvvury,et al.  Efficient pnp characteristics of pMOS transistors in sub-0.13µm ESD protection circuits , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[9]  L.T. Clark.  A high-voltage output buffer fabricated on a 2 V CMOS technology , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[10]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[11]  F. Kuper,et al.  Investigations on double-diffused MOS (DMOS) transistors under ESD zap conditions , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[12]  Jin-Biao Huang,et al.  Current filament movement and silicon melting in an ESD-robust DENMOS transistor , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[13]  C. Duvvury,et al.  ESD and latch-up reliability for nanometer CMOS technologies , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[14]  C. Duvvury,et al.  Substrate pump NMOS for ESD protection applications , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[15]  W. Fichtner,et al.  Analysis and compact modeling of lateral DMOS power devices under ESD stress conditions , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).