A Review of 3-D Packaging Technology

This paper reviews the state-of-the-art in three-dimensional (3-D) packaging technology for very large scale integration (VLSI). A number of bare dice and multichip module (MCM) stacking technologies are emerging to meet the ever increasing demands for low power consumption, low weight and compact portable systems. Vertical interconnect techniques are reviewed in detail. Technical issues such as silicon efficiency, complexity, thermal management, interconnection density, speed, power etc. are critical in the choice of 3-D stacking technology, depending on the target application, and are briefly discussed.

[1]  Paul D. Franzon,et al.  Multichip Module Technologies and Alternatives: The Basics , 1992, Springer US.

[2]  B. K. Gilbert,et al.  Analysis of transient behavior of vertical interconnects in stacked circuit board layers using quasi-static techniques , 1995 .

[3]  K. Sienski,et al.  3-D electronic interconnect packaging , 1996, 1996 IEEE Aerospace Applications Conference. Proceedings.

[4]  Alan Michael Lyons,et al.  Reliability and thermal characterization of a 3-dimensional multichip module , 1993, Proceedings of IEEE 43rd Electronic Components and Technology Conference (ECTC '93).

[5]  E. Sprogis,et al.  Area array solder interconnection technology for the three-dimensional silicon cube , 1995, 1995 Proceedings. 45th Electronic Components and Technology Conference.

[6]  R. R. Shively,et al.  Ultra-Dense: an MCM-based 3-D digital signal processor , 1992 .

[7]  R. Terrill,et al.  3D packaging technology overview and mass memory applications , 1996, 1996 IEEE Aerospace Applications Conference. Proceedings.

[8]  Veljko Milutinovic,et al.  2-D matrix multiplication on a 3-D systolic array , 1996 .

[9]  R. Pearson,et al.  Active silicon substrate technology for miniaturized ultra high performance processing , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[10]  K. Hatada,et al.  A new LSI bonding technology 'Micron bump bonding assembly technology' , 1988, Fifth IEEE/CHMT International Electronic Manufacturing Technology Symposium, 1988, 'Design-to-Manufacturing Transfer Cycle.

[11]  G. Rochat.  COB and COC for low cost and high density package , 1995, Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. 'Manufacturing Technologies - Present and Future'.

[12]  N. L. Seed,et al.  An ultra-miniature camera and processing system , 1994 .

[13]  John F. McDonald,et al.  Three dimensional stacking with diamond sheet heat extraction for subnanosecond machine design , 1995, Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI).

[14]  Yung-Cheng Lee.  Studies on solder self-alignment , 1994, Proceedings of LEOS'94.

[15]  N. L. Seed,et al.  An ultra compact, low-cost, complete image-processing system , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[16]  水越 正孝,et al.  富士通の最新パッケ-ジ技術 (半導体-2- ) , 1992 .

[17]  G. Bolotin.  Space-cube: a flexible computer architecture based on stacked modules , 1996, Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893).

[18]  C. G. Massit,et al.  High performance 3D MCM using silicon microtechnologies , 1995, 1995 Proceedings. 45th Electronic Components and Technology Conference.

[19]  H. Fujimoto,et al.  New Film Carrier Assembly Technology: Transferred Bump TAB , 1987 .

[20]  Yi Wang,et al.  2D matrix multiplication on a 3D systolic array , 1996 .

[21]  R. Schaller,et al.  Moore's law: past, present and future , 1997 .

[22]  Robert E. Terrill.  Aladdin: Packaging lessons learned , 1995 .

[23]  M. Mita,et al.  Advanced TAB/BGA multi-chip stacked module for high density LSI packages , 1994, Proceedings of IEEE Multi-Chip Module Conference (MCMC-94).

[24]  G. Lu.  CVD diamond electronic packaging applications , 1994, Proceedings of ELECTRO '94.

[25]  Yung-Cheng Lee,et al.  Design of solder joints for self-aligned optoelectronic assemblies , 1995 .

[26]  J.A. Minahan,et al.  The 3D stack in short form (memory chip packaging) , 1992, 1992 Proceedings 42nd Electronic Components & Technology Conference.

[27]  R.W. Brodersen,et al.  A portable multimedia terminal , 1992, IEEE Communications Magazine.

[28]  Peter A. Ivey,et al.  Thermal characterisation of vertical multichip modules MCM-V , 1995 .

[29]  M. Kubota,et al.  A "GaAs on Si" PLL frequency synthesizer IC using chip on chip technology , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[30]  Nicholas E. Brathwaite,et al.  Laminated memory: a new 3-dimensional packaging technology for MCMs , 1994, Proceedings of IEEE Multi-Chip Module Conference (MCMC-94).

[31]  C. Val.  3-D packaging-applications of vertical multichip modules (MCM-V) for microsystems , 1994, Proceedings of 16th IEEE/CPMT International Electronic Manufacturing Technology Symposium.

[32]  R. E. Pearson.  Active Silicon Substrate Multi-Chip Module Technology for Sensor Signal Processing and Control , 1994, Proceedings of the International Conference on Multichip Modules.

[33]  Dean L. Frew.  High-density memory packaging technology high-speed imaging applications , 1991, Optics & Photonics.

[34]  Michael Pecht,et al.  Physical Architecture of Vlsi Systems , 1994 .

[35]  Robert J. Wojnarowski,et al.  3-D stacking using the GE high density multichip module technology , 1994, Workshop on MCM and VLSI Packaging Techniques and Manufacturing Technologies.