Three-Dimensional Chip Stack With Integrated Decoupling Capacitors and Thru-Si Via Interconnects

In this letter, the integration of CMOS-compatible thru-Si via (TSV) interconnects with deep-trench decoupling capacitors is demonstrated. Reliability test is performed with a 65-nm CMOS test chip on top of a 3-D Si interposer chip that contains 10 000 TSV interconnects. Multilayer stacking is also demonstrated, and capacitance density of 280 nF/mm2 is achieved with two-layer Si interposer chip stacks.

[1]  Katsuyuki Sakuma,et al.  3D chip stacking with C4 technology , 2008, IBM J. Res. Dev..

[2]  Heeseok Lee,et al.  Power Delivery Network Design for 3D SIP Integrated over Silicon Interposer Platform , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[3]  B. Dang,et al.  Reliable through silicon vias for 3D silicon applications , 2009, 2009 IEEE International Interconnect Technology Conference.

[4]  Katsuyuki Sakuma,et al.  Three-dimensional silicon integration , 2008, IBM J. Res. Dev..

[5]  K. Guarini,et al.  High-capacity, self-assembled metal-oxide-semiconductor decoupling capacitors , 2004, IEEE Electron Device Letters.

[6]  Mark Jacunski,et al.  A 1.0GHz multi-banked embedded DRAM in 65nm CMOS featuring concurrent refresh and hierarchical BIST , 2007, 2007 IEEE Custom Integrated Circuits Conference.