论文信息 - A 9.6Gb/s 5+1-lane source synchronous transmitter in 65nm CMOS technology

A 9.6Gb/s 5+1-lane source synchronous transmitter in 65nm CMOS technology

This paper describes the design of a low-jitter source-synchronous link transmitter macro for data rates of 9.6 Gb/s. The transmitter macro consists of 5 data channels plus 1 forwarded-clock channel. A low jitter PLL with bandwidth linearization is employed to achieve 0.66ps rms jitter. The power supply induced jitter is minimized by employing a hybrid clock distribution network which is proposed for both jitter and power consideration. To minimize the influence of PVT variation, Successive Approximation Register (SAR) sub block is implemented to accurately set the on chip impedance and the signal amplitude. A CML driver with 4 tap feed forward equalizer is implemented to compensate the channel loss. The transmitter is implemented in 65nm CMOS technology, the active chip area is 3.12 mm2.

[1] R. Mooney,et al. A Low-Jitter PLL and Repeaterless Clock Distribution Network for a 20Gb/s Link , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[2] N. Kurd,et al. Next Generation Intel¯ Core™ Micro-Architecture (Nehalem) Clocking , 2009, IEEE Journal of Solid-State Circuits.

[3] R. Mooney,et al. A Scalable 5-15Gbps, 14-75mW Low Power I/O Transceiver in 65nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[4] James E. Jaussi,et al. A Scalable 5–15 Gbps, 14–75 mW Low-Power I/O Transceiver in 65 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[5] Thomas Toifl,et al. A 4.5 mW/Gb/s 6.4 Gb/s 22+1-Lane Source Synchronous Receiver Core With Optional Cleanup PLL in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[6] Woogeun Rhee,et al. A Continuously Tunable LC-VCO PLL with Bandwidth Linearization Techniques for PCI Express Gen2 Applications , 2008 .

[7] Masum Hossain,et al. 7.4 Gb/s 6.8 mW Source Synchronous Receiver in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.