Wide-range fast-lock duty-cycle corrector with offset-tolerant duty-cycle detection scheme for 54nm 7Gb/s GDDR5 DRAM interface
暂无分享,去创建一个
Young-Jung Choi | Woo-Young Lee | Jong-Ho Kang | Jung-Hoon Park | Joo-Hwan Cho | Dongsuk Shin | Taeksang Song | Geun-Il Lee | Jae-Hoon Cha | Byoung-Jin Choi | Ho-Don Jung | Ki-Chon Park | Yong-Suk Joo | Kwang-Jin Na | Daehan Kwon | Youngho Jung | Youngran Kim | Donghoon Han
[1] KyungHoon Kim,et al. A 5.2Gb/p/s GDDR5 SDRAM with CML clock distribution network , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.
[2] Hyun-Woo Lee,et al. A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] Woo-Jin Lee,et al. An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 Graphics DRAM With Low Power and Low Noise Data Bus Inversion , 2008, IEEE Journal of Solid-State Circuits.
[4] Chulwoo Kim,et al. A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.