Wide-range fast-lock duty-cycle corrector with offset-tolerant duty-cycle detection scheme for 54nm 7Gb/s GDDR5 DRAM interface

A 7Gb/s 1Gb GDDR5 DRAM is implemented in a 54nm DRAM process. In order to improve data valid window at high speed interface, it employs a duty-cycle corrector (DCC) which achieves wide-range and fast-lock time by utilizing an anti-harmonic asynchronous binary search (ABS) circuit, as well as optimizes capability of duty-cycle correction by using offset-tolerant duty-cycle detection scheme. The acceptable range of the DCC is ±100ps and the corrected duty-cycle is 50% ± 6ps. The DCC operates over a wide frequency range from 0.8GHz to 3.5GHz and consumes 4.5mW at 3.5GHz using a 1.5V supply voltage.

[1]  KyungHoon Kim,et al.  A 5.2Gb/p/s GDDR5 SDRAM with CML clock distribution network , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[2]  Hyun-Woo Lee,et al.  A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Woo-Jin Lee,et al.  An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 Graphics DRAM With Low Power and Low Noise Data Bus Inversion , 2008, IEEE Journal of Solid-State Circuits.

[4]  Chulwoo Kim,et al.  A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.