论文信息 - Design, modeling, and fabrication of subhalf-micrometer CMOS transistors

Design, modeling, and fabrication of subhalf-micrometer CMOS transistors

We have designed, modeled, and fabricated subhalf-micrometer CMOS transistors. Two-dimensional process and device modeling was exercised extensively to determine the critical process parameters for device optimization. Buried-channel behavior of the p-channel FET's has been analyzed. The effect of lightly doped drain (LDD) structure on punch through voltage was studied. p and n-channel FET's with physical gate length as short as 0.3 µm, were fabricated using e-beam lithography, LDD structure, and silicided source-drains. The experimental devices show high transconductance and long-channel characteristics.

J.Y. Chen | A.E. Schmitz

[1] K. Steinhubl. Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[2] J.Y.-T. Chen. Quadruple-well CMOS for VLSI technology , 1984, IEEE Transactions on Electron Devices.

[3] L.C. Parrillo,et al. Twin-tub CMOS - A technology for VLSI circuits , 1980, 1980 International Electron Devices Meeting.

[4] S. Morimoto,et al. High-speed latchup-free 0.5-µm-channel CMOS using self-aligned TiSi2and deep-trench isolation technologies , 1983, 1983 International Electron Devices Meeting.

[5] P. Chatterjee,et al. The impact of scaling laws on the choice of n-channel or p-channel for MOS VLSI , 1980, IEEE Electron Device Letters.

[6] Robert W. Dutton,et al. Nonplanar VLSI device analysis using the solution of Poisson's equation , 1980 .

[7] K. Cham,et al. Device design for the submicrometer p-channel FET with n+polysilicon gate , 1984, IEEE Transactions on Electron Devices.