Analytical models of front- and back-gate potential distribution and threshold voltage for recessed source/drain UTB SOI MOSFETs

Abstract Front-gate and back-gate potential distributions and threshold voltage of recessed source/drain (ReS/D) ultrathin body (UTB) silicon-on-insulator (SOI) MOSFETs are modeled. The analytical expressions of the front-gate and the back-gate potential distributions are derived by assuming a parabolic potential variation perpendicular to channel and by solving 2D Poisson’s equation. Based on strong inversion criterion applied to the surface potential minimum value, threshold voltage model of the short channel ReS/D UTB SOI MOSFETs is derived. The model is verified by comparison with 2D numerical device simulator over a wide range of different material and geometrical parameters and very good agreement is obtained.

[1]  Hiroshi Hiroshima,et al.  Highly suppressed short-channel effects in ultrathin SOI n-MOSFETs , 2000 .

[2]  M.J. Kumar,et al.  Compact Analytical Threshold-Voltage Model of Nanoscale Fully Depleted Strained-Si on Silicon–Germanium-on-Insu lator (SGOI) MOSFETs , 2007, IEEE Transactions on Electron Devices.

[3]  D. Hisamoto.  FD/DG-SOI MOSFET-a viable approach to overcoming the device scaling limit , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[4]  V. Jovanovic,et al.  Vertical silicon-on-nothing FET: Threshold voltage calculation using compact capacitance model , 2008 .

[5]  V. Trivedi,et al.  Quantum-mechanical effects on the threshold voltage of undoped double-gate MOSFETs , 2005, IEEE Electron Device Letters.

[6]  H.-S.P. Wong,et al.  Extreme scaling with ultra-thin Si channel MOSFETs , 2002, Digest. International Electron Devices Meeting,.

[7]  Mansun Chan,et al.  Self-align recessed source drain ultrathin body SOI MOSFET , 2004 .

[8]  S. Pidin,et al.  Short-channel single-gate SOI MOSFET model , 2003 .

[9]  R. Han,et al.  Recessed source/drain for sub-50 nm UTB SOI MOSFET , 2007 .

[10]  V. Trivedi,et al.  Scaling fully depleted SOI CMOS , 2003 .

[11]  Won-Ju Cho,et al.  30-nm recessed S/D SOI MOSFET with an ultrathin body and a low SDE resistance , 2005 .

[12]  J. Schulze,et al.  Vertical sige-based silicon-on-nothing (SON) technology for sub-30 nm MOS devices , 2005 .

[13]  Yuan Taur,et al.  CMOS design near the limit of scaling , 2002 .

[14]  K. K. Young.  Analysis of conduction in fully depleted SOI MOSFETs , 1989 .

[15]  Hyung-Kyu Lim,et al.  Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET's , 1983, IEEE Transactions on Electron Devices.

[16]  J. Bokor,et al.  Nanoscale ultra-thin-body silicon-on-insulator P-MOSFET with a SiGe/Si heterostructure channel , 2000, IEEE Electron Device Letters.

[17]  Mansun Chan,et al.  Threshold voltage model for deep-submicrometer fully depleted SOI MOSFET's , 1995 .

[18]  T. Skotnicki,et al.  Innovative Materials, Devices, and CMOS Technologies for Low-Power Mobile Multimedia , 2008, IEEE Transactions on Electron Devices.

[19]  Gerard Ghibaudo,et al.  Analytical models of subthreshold swing and threshold voltage for thin- and ultra-thin-film SOI MOSFETs , 1990 .

[20]  Zhiping Yu,et al.  Shallow source/drain extension effects on external resistance in sub-0.1 /spl mu/m MOSFETs , 2000 .