Modeling MOS snapback for circuit-level ESD simulation using BSIM3 and VBIC models

A novel macro model approach for modeling ESD MOS snapback is introduced. The macro model consists of standard components only. It includes a MOS transistor modeled by BSIM3v3, a bipolar transistor modeled by VBIC, and a resistor for substrate resistance. No external current source, which is essential in most publicly reported macro models, is included since both BSIM3vs and VBIC have formulations built in to model the relevant effects. The simplicity of the presented macro model makes behavior languages, such as Verilog-A, and special ESD equations not necessary in model implementation. This offers advantages of high simulation speed, wider availability, and less convergence issues. Measurement and simulation of the new approach indicates that good silicon correlation can be achieved.

[1]  Wolfgang Fichtner,et al.  Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate-coupling behaviour , 2000 .

[2]  E. Rosenbaum,et al.  Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[3]  C. C. McAndrew,et al.  VBIC95, the vertical bipolar inter-company model , 1996, IEEE J. Solid State Circuits.

[4]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.

[5]  Colin C. McAndrew,et al.  BJT Modeling with VBIC, Basics and V1.3 Updates , 2005 .

[6]  Chenming Hu,et al.  An analytical breakdown model for short-channel MOSFET's , 1982, IEEE Transactions on Electron Devices.

[8]  Wolfgang Fichtner,et al.  Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).

[9]  R.W. Dutton,et al.  A computationally stable quasi-empirical compact model for the simulation of MOS breakdown in ESD-protection circuit design , 1997, SISPAD '97. 1997 International Conference on Simulation of Semiconductor Processes and Devices. Technical Digest.

[10]  Toshio Nomura,et al.  Equivalent Circuit Model of ESD Protection Devices , 2003 .

[11]  Elyse Rosenbaum,et al.  A Verilog-A compact model for ESD protection NMOSTs , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[12]  C. C. McAndrew,et al.  BJT Modeling with VBIC , 2004 .

[13]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[14]  Juin J. Liou,et al.  Implementation of a comprehensive and robust MOSFET model in cadence SPICE for ESD applications , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  S. Ramaswamy,et al.  A unified substrate current model for weak and strong impact ionization in sub-0.25 /spl mu/m NMOS devices , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[16]  Chenming Hu,et al.  MOSFET Modeling & BSIM3 User’s Guide , 1999 .