Time-to-digital converters based on RSFQ digital counters

We have designed, fabricated, and successfully tested a Time-to-Digital converter (TDC). The TDC circuit consists of superconductive counters based on toggle flip-flops with destructive readout, shift registers, parallel-to-serial converters, and pulse detectors. The value of the counter is latched while the counter is operating at full speed. The TDC resolution is directly determined by the maximum counter speed, or 50 ps for an available 20 GHz clock rate. The circuits are implemented in HYPRES' standard Nb process with a critical current density of 1.0 kA/cm/sup 2/ using HYPRES' library of standard RSFQ cells.

[1]  J. Kang,et al.  First large sample study of visible light photon counters (VLPC's) , 1995 .

[2]  A. Bross.  The D detector upgrade , 1995 .

[3]  Measurements of dynamic range and linearity of flux-quantizing A/D converters , 1993, IEEE Transactions on Applied Superconductivity.

[4]  Synchronous flux quantizing analog-to-digital-converter , 1993, IEEE Transactions on Applied Superconductivity.

[5]  T. A. Knotts,et al.  A 500 MHz time digitizer IC with 15.625 ps resolution , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.