On the Benefits of Speculative Trace Scheduling in VLIW Processors
暂无分享,去创建一个
[1] Edward S. Davidson,et al. Highly concurrent scalar processing , 1986, ISCA 1986.
[2] Jan Hoogerbrugge. Dynamic branch prediction for a VLIW processor , 2000, Proceedings 2000 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00622).
[3] John R. Ellis,et al. Bulldog: A Compiler for VLIW Architectures , 1986 .
[4] Scott Mahlke,et al. Effective compiler support for predicated execution using the hyperblock , 1992, MICRO 1992.
[5] Mayan Moudgill,et al. Scalable instruction-level parallelism through tree-instructions , 1997, ICS '97.
[6] Scott A. Mahlke,et al. Effective compiler support for predicated execution using the hyperblock , 1992, MICRO 25.
[7] Thomas M. Conte,et al. Treegion Scheduling for Highly Parallel Processors , 1997, Euro-Par.
[8] Lex Augusteijn,et al. Instruction Scheduling for TriMedia , 1999, J. Instr. Level Parallelism.