Ring Amplifiers for Switched Capacitor Circuits

In this paper the fundamental concept of ring amplification is introduced and explored. Ring amplifiers enable efficient amplification in scaled environments, and possess the benefits of efficient slew-based charging, rapid stabilization, compression-immunity (inherent rail-to-rail output swing), and performance that scales with process technology. A basic operational theory is established, and the core benefits of this technique are identified. Measured results from two separate ring amplifier based pipelined ADCs are presented. The first prototype IC, a simple 10.5-bit, 61.5 dB SNDR pipelined ADC which uses only ring amplifiers, is used to demonstrate the core benefits. The second fabricated IC presented is a high-resolution pipelined ADC which employs the technique of Split-CLS to perform efficient, accurate amplification aided by ring amplifiers. The 15-bit ADC is implemented in a 0.18 μm CMOS technology and achieves 76.8 dB SNDR and 95.4 dB SFDR at 20 Msps while consuming 5.1 mW, achieving a FoM of 45 fJ/conversion-step.

[1]  Hae-Seung Lee,et al.  A 12b 50MS/s fully differential zero-crossing-based ADC without CMFB , 2009 .

[2]  Un-Ku Moon,et al.  A 1.4V signal swing hybrid CLS-opamp/ZCBC pipelined ADC using a 300mV output swing opamp , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[3]  R. Chau,et al.  In search of "Forever," continued transistor scaling one new material at a time , 2005, IEEE Transactions on Semiconductor Manufacturing.

[4]  Hiroshi Iwai.  CMOS scaling towards its limits , 1998, 1998 5th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.98EX105).

[5]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 2000 .

[6]  Deog-Kyoon Jeong,et al.  A partially switched-opamp technique for high-speed low-power pipelined analog-to-digital converters , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[8]  Bengt E. Jonsson.  On CMOS scaling and A/D-converter performance , 2010, NORCHIP 2010.

[9]  Youngcheol Chae,et al.  Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator , 2009, IEEE J. Solid State Circuits.

[10]  H Gossner,et al.  Toward System on Chip (SoC) Development Using FinFET Technology: Challenges, Solutions, Process Co-Development & Optimization Guidelines , 2011, IEEE Transactions on Electron Devices.

[11]  M. Degrauwe,et al.  Class AB CMOS amplifier micropower SC filters , 1981 .

[12]  Un-Ku Moon,et al.  An Over-60 dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp With Only 30 dB Loop Gain , 2008, IEEE Journal of Solid-State Circuits.

[13]  Kazuki Sobue,et al.  A 61.5dB SNDR pipelined ADC using simple highly-scalable ring amplifiers , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[14]  Un-Ku Moon,et al.  The effect of correlated level shifting on noise performance in switched capacitor circuits , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[15]  Yu (Kevin) Cao,et al.  What is Predictive Technology Model (PTM)? , 2009, SIGD.

[16]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[17]  Edinei Santin,et al.  A Two-Stage Fully Differential Inverter-Based Self-Biased CMOS Amplifier With High Efficiency , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Jipeng Li,et al.  A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique , 2004 .

[19]  Un-Ku Moon,et al.  Design of a Split-CLS Pipelined ADC With Full Signal Swing Using an Accurate But Fractional Signal Swing Opamp , 2010, IEEE Journal of Solid-State Circuits.

[20]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .