Impact of front-back gate coupling on low frequency noise in 28 nm FDSOI MOSFETs

Low-frequency (LF) noise has been studied on 28 nm FDSOI devices with ultra-thin silicon film (7 nm) and thin buried oxide (25 nm). A strong dependence of the noise level on the combination of the front and back biasing voltages was observed, and justified by the coupling effect of both Si/High-K dielectric and Si/SiO2 interface noise sources (channel/front oxide and channel/buried oxide), combined with the change of the Remote Coulomb scattering. From comparisons of the experimental and simulation results, it is shown that the main reason of this dependence is the distance of the charge distribution centroid from the interfaces, which is controlled by both front and back-gate bias voltages, and the way this distance affects the Remote Coulomb scattering coefficient a. A new LF noise model approach is proposed to include all these effects. This also allows us to assess the oxide trap density values for both interfaces.

[1]  Gerard Ghibaudo,et al.  MODELING AND SIMULATION OF COUPLING EFFECT ON LOW FREQUENCY NOISE IN ADVANCED SOI MOSFETS , 2008 .

[2]  Gerard Ghibaudo,et al.  Low Frequency Noise in Multi-Gate SOI CMOS Devices , 2007 .

[3]  Gerard Ghibaudo,et al.  Low Frequency Noise in Multi-Gate SOI CMOS Devices , 2006 .

[4]  R. Tsuchiya,et al.  Comprehensive study on vth variability in silicon on Thin BOX (SOTB) CMOS with small random-dopant fluctuation: Finding a way to further reduce variation , 2008, 2008 IEEE International Electron Devices Meeting.

[5]  O. Faynot,et al.  New numerical low frequency noise model for front and buried oxide trap density characterization in FDSOI MOSFETs , 2011 .

[6]  O. Rozeau,et al.  High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding , 2008, 2008 IEEE International Electron Devices Meeting.

[7]  Jean-Pierre Colinge,et al.  Semiconductor-On-Insulator Materials for Nanoelectronics Applications , 2011 .

[8]  O. Rozeau,et al.  28nm FDSOI technology platform for high-speed low-voltage digital applications , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[9]  O. Faynot,et al.  Fully-depleted SOI technology using high-k and single-metal gate for 32 nm node LSTP applications featuring 0.179 μm2 6T-SRAM bitcell , 2007, 2007 IEEE International Electron Devices Meeting.

[10]  A. Mercha,et al.  Critical discussion of the front-back gate coupling effect on the low-frequency noise in fully depleted SOI MOSFETs , 2004, IEEE Transactions on Electron Devices.