A feedback-type BiCMOS logic gate

The authors report on the development of a feedback-type BiCMOS logic gate using a 0.5- mu m BiCMOS technology. The propagation delay time of a three-input NAND gate with a 0.93-pF load is 245 and 290 ps at a supply voltage of 4.5 and 4 V, respectively. These values are about 1.4-1.2 times better than the 0.8- mu m BiCMOS gate operating at 5 V. A power dissipation of 0.4 mW was obtained with a 0.93-pF load, 4-V supply voltage, and 140-MHz operation. The power dissipation is comparable to that of a CMOS gate. >

[1]  Yoji Nishio,et al.  High‐speed logic circuits combining bipolar and CMOS technology , 1986 .

[2]  S. C. Lee,et al.  Bi-CMOS Circuits for High Performance VLSI , 1984, 1984 Symposium on VLSI Technology. Digest of Technical Papers.

[3]  Richard A. Chapman,et al.  An 8 ns BiCMOS 1 Mb ECL SRAM with a configurable memory array size , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.