Testing comparison faults of ternary CAMs based on comparison faults of binary CAMs
暂无分享,去创建一个
[1] Frans P. M. Beenker,et al. A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Janusz A. Brzozowski,et al. An approach to modeling and testing memories and its application to CAMs , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).
[3] Fabrizio Lombardi,et al. Testing SRAM-Based Content Addressable Memories , 2000, IEEE Trans. Computers.
[4] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .
[5] Trevor York,et al. Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .
[6] Fabrizio Lombardi,et al. VLSI algorithms, architectures, and implementation of a versatile GF(2/sup m/) processor , 2000 .
[7] Hong-Seok Kim,et al. 66 MHz 2.3 M ternary dynamic content addressable memory , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.
[8] Cheng-Wen Wu,et al. Testing content-addressable memories using functional fault modelsand march-like algorithms , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Jin-Fu Li,et al. Testing and Diagnosis Methodologies for Embedded Content Addressable Memories , 2003, J. Electron. Test..
[10] Manoj Sachdev,et al. Transistor-level fault analysis and test algorithm development for ternary dynamic content addressable memories , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[11] A. J. van de Goor,et al. Testing Semiconductor Memories: Theory and Practice , 1998 .
[12] Sergio R. Ramirez-Chhez. Encoding Don't Cares in Static and Dynamic Content-Addressable Memories , 1992 .
[13] Joseph Rayhawk,et al. Testing delay faults in embedded CAMs , 2003, 2003 Test Symposium.