A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment

The readout of silicon strip sensors in the upgraded Tracker System of Large Hadron Collider beauty (LHCb) experiment will require a novel complex Application Specific Integrated Circuit (ASIC). The ASIC will extract and digitise analogue signal from the sensor and subsequently will perform digital processing and serial data transmission. One of the key processing blocks, placed in each channel, will be an Analogue to Digital Converter (ADC). A prototype of fast, low-power 6-bit Successive Approximation Register (SAR) ADC was designed, fabricated and tested. The measurements of ADC prototypes confirmed simulation results showing excellent overall performance. In particular, very good resolution with Effective Number Of Bits (ENOB) 5.85 was obtained together with very low power consumption of 0.35 mW at 40 MS/s sampling rate. The results of the performed static and dynamic measurements confirm excellent ADC operation for higher sampling rates up to 80 MS/s.

[1]  R. H. Walden,et al.  Analog-to-digital converter technology comparison , 1994, Proceedings of 1994 IEEE GaAs IC Symposium.

[2]  Wonchan Kim,et al.  A Low Voltage Low Power CMOS Delay Element , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[3]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[4]  Andreas Kaiser,et al.  Input switch configuration suitable for rail-to-rail operation of switched-opamp circuits , 1999 .

[5]  R.W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.

[6]  Geert Van der Plas,et al.  A 150 MS/s 133$~\mu$W 7 bit ADC in 90 nm Digital CMOS , 2008, IEEE Journal of Solid-State Circuits.

[7]  B.P. Ginsburg,et al.  Highly Interleaved 5-bit, 250-MSample/s, 1.2-mW ADC With Redundant Channels in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[8]  Soon-Jyh Chang,et al.  A 5b 800MS/s 2mW asynchronous binary-search ADC in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  Alberto L. Sangiovanni-Vincentelli,et al.  A 6-bit 50-MS/s threshold configuring SAR ADC in 90-nm digital CMOS , 2009, 2009 Symposium on VLSI Circuits.

[10]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[11]  Jon Guerber,et al.  Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .

[12]  Ieee Std,et al.  IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters , 2011 .

[13]  Yong-Bin Kim,et al.  Offset voltage analysis of dynamic latched comparator , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[14]  Pieter Harpe,et al.  A 0.8-mW 5-bit 250-MS/s Time-Interleaved Asynchronous Digital Slope ADC , 2011, IEEE Journal of Solid-State Circuits.

[15]  Marek Idzik,et al.  Preliminary Specification of a Silicon Strip Readout Chip for the LHCb Upgrade , 2012 .

[16]  Clara Gaspar,et al.  Electronics Architecture of the LHCb Upgrade , 2013 .