ASIC design of low-power reconfigurable FFT processor

An improved ASIC design of a low-power reconfigurable FFT processor for handling high speed digital signal is proposed. Radix 2-4-4-8-8 pipeline structure is chosen to achieve low complexity of hardware and high reconfigurable flexibility. The improved data access makes pipeline architecture be reconfigured as 64,128,256,512,1024 or 2048 points computation. By optimizing the pipeline of complex multiplication and power consumption, the method based on CORDIC algorithm are adopted to achieve a low-power FFT processor and results in a substantial savings in hardware resources and the amount of delay elements. The ASIC design is synthesized, placed and routed using Synopsys with SMIC CMOS 0.18 mum library. Compared to other designs, this design succeeds in arriving at the goal of high speed, low power and reconfigurablility.

[1]  Bevan M. Baas,et al.  A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.

[2]  John Thompson,et al.  A delay spread based low power reconfigurable FFT processor architecture for wireless receiver , 2003, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748).

[3]  Tughrul Arslan,et al.  A low-power and domain-specific reconfigurable FFT fabric for system-on-chip applications , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[4]  S. Walther.  A unified algorithm for elementary functions , 1899 .

[5]  Han Yue-qiu.  ASIC Design for Real-Time Reconfigurable FFT Processor , 2006 .

[6]  Dunshan Yu,et al.  Design and implementation of a parallel real-time FFT processor , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[7]  Hannu Tenhunen,et al.  A pipelined shared-memory architecture for FFT processors , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).