Comparative Analysis of Processor-FPGA Communication Performance in Low-Cost FPSoCs

[1]  Abbes Amira,et al.  Embedded Platform for Gas Applications Using Hardware/Software Co-Design and RFID , 2018, IEEE Sensors Journal.

[2]  Khaled E. Ahmed,et al.  Hardware/software co-design of a dynamically configurable SHA-3 System-on-Chip (SoC) , 2015, 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS).

[3]  Luca Benini,et al.  Energy and performance exploration of accelerator coherency port using Xilinx ZYNQ , 2013 .

[4]  Valery Sklyarov,et al.  Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip , 2015, IEEE Embedded Systems Letters.

[5]  Radu Hobincu,et al.  FPGA Implementation of a Chaos Based PRNG Targetting Secret Communication , 2018, 2018 International Symposium on Electronics and Telecommunications (ISETC).

[6]  Chien-Chung Wu,et al.  The Development and Implementation of a Real-Time Depth Image Capturing System Using SoC FPGA , 2016, 2016 30th International Conference on Advanced Information Networking and Applications Workshops (WAINA).

[7]  Zhongfeng Wang,et al.  Efficient Hardware Architectures for Deep Convolutional Neural Network , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Robert Carlson,et al.  Towards a generic and adaptive System-on-Chip controller for space exploration instrumentation , 2015, 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[9]  Tinoosh Mohsenin,et al.  Accelerating Convolutional Neural Network With FFT on Embedded Hardware , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Jean Yves Fourniols,et al.  Dedicated system for Structural Health Monitoring of aircraft hardware system based on V-cycle model , 2015, 2015 IEEE International Symposium on Systems Engineering (ISSE).

[11]  David Blaauw,et al.  A fixed-point neural network for keyword detection on resource constrained hardware , 2015, 2015 IEEE Workshop on Signal Processing Systems (SiPS).

[12]  Milos Manic,et al.  Deep Learning and Reconfigurable Platforms in the Internet of Things: Challenges and Opportunities in Algorithms and Hardware , 2018, IEEE Industrial Electronics Magazine.

[13]  Trio Adiono,et al.  Flexible and reconfigurable system on chip for wireless sensor network , 2014, 2014 International Conference on Information Technology Systems and Innovation (ICITSI).

[14]  Chao Wang,et al.  MALOC: A Fully Pipelined FPGA Accelerator for Convolutional Neural Networks With All Layers Mapped on Chip , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Juan J. Rodríguez-Andina,et al.  Performance Characterization and Design Guidelines for Efficient Processor–FPGA Communication in Cyclone V FPSoCs , 2018, IEEE Transactions on Industrial Electronics.

[16]  Alan D. George,et al.  Comparative analysis of OpenCL vs. HDL with image-processing kernels on Stratix-V FPGA , 2015, 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP).

[17]  Ingrid Moerman,et al.  WiSHFUL: Enabling Coordination Solutions for Managing Heterogeneous Wireless Networks , 2017, IEEE Communications Magazine.

[18]  Javier Díaz,et al.  A Fully Programmable White-Rabbit Node for the SKA Telescope PPS Distribution System , 2019, IEEE Transactions on Instrumentation and Measurement.

[19]  Martin Lukasiewycz,et al.  VEGa: A High Performance Vehicular Ethernet Gateway on Hybrid FPGA , 2017, IEEE Transactions on Computers.

[20]  Tim Güneysu,et al.  THOR - The hardware onion router , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[21]  Juan J. Rodríguez-Andina,et al.  Characterization of FPGA-master ARM communication delays in zynq devices , 2017, 2017 IEEE International Conference on Industrial Technology (ICIT).

[22]  Ajith Pasqual,et al.  4K Real-Time HEVC Decoder on an FPGA , 2016, IEEE Transactions on Circuits and Systems for Video Technology.

[23]  Dennis Silage,et al.  Statistical performance of the ARM cortex A9 accelerator coherency port in the xilinx zynq SoC for real-time applications , 2015, 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[24]  Ronald Tetzlaff,et al.  Real-time artefact filter for intraoperative thermographic imaging , 2016, 2016 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[25]  Siva Yellampalli,et al.  A review and analysis of communication logic between PL and PS in ZYNQ AP SoC , 2017, 2017 International Conference On Smart Technologies For Smart Nation (SmartTechCon).

[26]  Paolo Meloni,et al.  Exploiting All Programmable SoCs in Neural Signal Analysis: A Closed-Loop Control for Large-Scale CMOS Multielectrode Arrays , 2018, IEEE Transactions on Biomedical Circuits and Systems.

[27]  Abbes Amira,et al.  MLP Neural Network Based Gas Classification System on Zynq SoC , 2016, IEEE Access.

[28]  Reza Ebrahimpour,et al.  A Resource-Limited Hardware Accelerator for Convolutional Neural Networks in Embedded Vision Applications , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[29]  Fatih Ertam,et al.  Data classification with deep learning using Tensorflow , 2017, 2017 International Conference on Computer Science and Engineering (UBMK).