FPGA implementation of Viterbi decoder

Convolutional encoding with Viterbi decoding is a powerful method for forward error correction. It has been widely deployed in many wireless communication systems to improve the limited capacity of the communication channels. The Viterbi algorithm, which is the most extensively employed decoding algorithm for convolutional codes. In this paper, we present a field-programmable gate array implementation of Viterbi Decoder with a constraint length of 11 and a code rate of 1/3. It shows that the larger the constraint length used in a convolutional encoding process, the more powerful the code produced.

[1]  Wei Chen.  RTL implementation of Viterbi Decoder , 2006 .

[2]  Dennis Goeckel,et al.  A dynamically reconfigurable adaptive viterbi decoder , 2002, FPGA '02.

[3]  K. X. M. Tzeng,et al.  Convolutional Codes and 'Their Performance in Communication Systems , 1971 .

[4]  Mircea R. Stan,et al.  Low power architecture of the soft-output Viterbi algorithm , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[5]  Andrew J. Viterbi,et al.  Convolutional Codes and Their Performance in Communication Systems , 1971 .

[6]  M. Omair Ahmad,et al.  FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Stephen B. Wicker,et al.  Path Output Register Selection Register 4 t Maximum Path Metric Selection , 2004 .

[8]  Paul H. Siegel,et al.  Area-efficient architectures for the Viterbi algorithm II. Applications , 1993, IEEE Trans. Commun..

[9]  G. Orlandi,et al.  An efficient neural decoder for convolutional codes , 1995 .

[10]  J.E. Mazo,et al.  Digital communications , 1985, Proceedings of the IEEE.

[11]  Lin Dong,et al.  Neural networks based parallel Viterbi decoder by hybrid design , 2004, Fifth World Congress on Intelligent Control and Automation (IEEE Cat. No.04EX788).

[12]  Shuji Kubota,et al.  Novel Viterbi decoder VLSI implementation and its performance , 1993, IEEE Trans. Commun..

[13]  Zoran A. Salcic,et al.  Theory and application of neural networks for 1/n rate convolutional decoders , 2005, Eng. Appl. Artif. Intell..

[14]  Ranjan Bose,et al.  Information theory, coding and cryptography , 2003 .

[15]  Jeffrey S. Reeve,et al.  A parallel Viterbi decoder for block cyclic and convolution codes , 2006, Signal Process..

[16]  TessierRussell,et al.  A reconfigurable, power-efficient adaptive Viterbi decoder , 2005 .