Design techniques for decision feedback equalisation of multi-giga-bit-per-second serial data links: a state-of-the-art review

This study provides a comprehensive review of decision feedback equalisation (DFE) for multi-giga-bit-per-second (Gbps) data links. The state-of-the-art of DFE for multi-Gbps serial links reported in the past decade are compiled and presented. The imperfection of wire channels, in particular, finite bandwidth, reflection and cross-talk and their impact on data transmission are investigated. The fundamentals of both near-end and far-end channel equalisation to combat the effect of the imperfection of wire channels at high frequencies are explored. A detailed examination of the principle, configuration, operation and limitation of DFE is followed. Design challenges encountered in design of DFE for multi-Gbps data links including timing constraints, sampling, error propagation, arithmetic operation, highly dispersive channels, power consumption and techniques and circuit implementations that address these challenges are studied. The need for adaptive DFE and the principles of adaptive DFE are investigated. Finally, the performance of various adaptive DFEs is examined and their pros and cons are compared.

[1]  M. E. Austin,et al.  Decision-feedback equalization for digital communication over dispersive channels. , 1967 .

[2]  Simone Erba,et al.  A Multi-Standard 1.5 to 10 Gb/s Latch-Based 3-Tap DFE Receiver With a SSC Tolerant CDR for Serial Backplane Communication , 2009, IEEE Journal of Solid-State Circuits.

[3]  Hirotaka Tamura,et al.  An Adaptation Engine for a 2x Blind ADC-Based CDR in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[4]  J. Stonick,et al.  A multigigabit backplane transceiver core in 0.13-/spl mu/m CMOS with a power-efficient equalization architecture , 2005, IEEE Journal of Solid-State Circuits.

[5]  Mark Horowitz,et al.  A 700-Mb/s/pin CMOS signaling interface using current integrating receivers , 1997 .

[6]  Jri Lee,et al.  A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[7]  Ting Wu,et al.  A Tri-Modal 20-Gbps/Link Differential/DDR3/GDDR5 Memory Interface , 2012, IEEE Journal of Solid-State Circuits.

[8]  Yong Liu,et al.  An 8x 10-Gb/s Source-Synchronous I/O System Based on High-Density Silicon Carrier Interconnects , 2012, IEEE Journal of Solid-State Circuits.

[9]  Azita Emami-Neyestanak,et al.  A 15-Gb/s 0.5-mW/Gbps Two-Tap DFE Receiver With Far-End Crosstalk Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[10]  Kostas Berberidis,et al.  Efficient decision feedback equalization for sparse wireless channels , 2003, IEEE Trans. Wirel. Commun..

[11]  S.. Gondi,et al.  Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers , 2007, IEEE Journal of Solid-State Circuits.

[12]  Friedel Gerfers,et al.  A 0.2–2 Gb/s 6x OSR Receiver Using a Digitally Self-Adaptive Equalizer , 2008, IEEE Journal of Solid-State Circuits.

[13]  Jan Mietzner,et al.  Equalization of Sparse Intersymbol-Interference Channels Revisited , 2006, EURASIP J. Wirel. Commun. Netw..

[14]  Byungsub Kim,et al.  A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[15]  Dongwoo Hong,et al.  An Accurate Jitter Estimation Technique for Efficient High Speed I/O Testing , 2007, 16th Asian Test Symposium (ATS 2007).

[16]  Wei Zhang,et al.  A Dual-Channel 23-Gbps CMOS Transmitter/Receiver Chipset for 40-Gbps RZ-DQPSK and CS-RZ-DQPSK Optical Transmission , 2012, IEEE Journal of Solid-State Circuits.

[17]  Pervez M. Aziz,et al.  A class of downsampled floating tap DFE architectures with application to serial links , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[18]  U. Langmann,et al.  A 10 Gb/s eye opening monitor IC for decision-guided optimization of the frequency response of an optical receiver , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[19]  Tao Wang,et al.  A new current-mode incremental signaling scheme with applications to Gb/s parallel links , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[20]  A. Rylyakov,et al.  A 10-Gb/s two-dimensional eye-opening monitor in 0.13-/spl mu/m standard CMOS , 2005, IEEE Journal of Solid-State Circuits.

[21]  S. Chandramouli,et al.  A 10-Gb/s Reconfigurable CMOS Equalizer Employing a Transition Detector-Based Output Monitoring Technique for Band-Limited Serial Links , 2006, IEEE Transactions on Microwave Theory and Techniques.

[22]  Chih-Kong Ken Yang,et al.  Edge and Data Adaptive Equalization of Serial-Link Transceivers , 2008, IEEE Journal of Solid-State Circuits.

[23]  Daniel J. Friedman,et al.  A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology , 2009, IEEE J. Solid State Circuits.

[24]  W.J. Dally,et al.  Low-power area-efficient high-speed I/O circuit techniques , 2000, IEEE Journal of Solid-State Circuits.

[25]  Richard D. Gitlin,et al.  Electrical signal processing techniques in long-haul fiber-optic systems , 1990, IEEE Trans. Commun..

[26]  Christian Menolfi,et al.  A 2.6 mW/Gbps 12.5 Gbps RX With 8-Tap Switched-Capacitor DFE in 32 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[27]  Fei Yuan,et al.  Intersignal Timing Skew Compensation of Parallel Links With Voltage-Mode Incremental Signaling , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  J. H. Winters,et al.  Adaptive nonlinear cancellation for high-speed fiber-optic systems , 1992 .

[29]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[30]  Ulrich Langmann,et al.  A 10-Gb/s CMOS Serial-Link Receiver using Eye-Opening Monitoring for Adaptive Equalization and for Clock and Data Recovery , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[31]  Behzad Razavi,et al.  Low-Power CMOS Equalizer Design for 20-Gb/s Systems , 2011, IEEE Journal of Solid-State Circuits.

[32]  E. Alon,et al.  Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery , 2005, IEEE Journal of Solid-State Circuits.

[33]  A.V. Rylyakov,et al.  Power-Efficient Decision-Feedback Equalizers for Multi-Gb/s CMOS Serial Links , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[34]  Mounir Meghelli,et al.  A 16-Gb/s Backplane Transceiver With 12-Tap Current Integrating DFE and Dynamic Adaptation of Voltage Offset and Timing Drifts in 45-nm SOI CMOS Technology , 2012, IEEE J. Solid State Circuits.

[35]  Shen-Iuan Liu,et al.  A 20Gb/s digitally adaptive equalizer/DFE with blind sampling , 2011, 2011 IEEE International Solid-State Circuits Conference.

[36]  Fei Yuan.  An area-power efficient 4-PAM full-clock 10-Gb/s CMOS pre-emphasis serial link transmitter , 2009 .

[37]  Takuji Yamamoto,et al.  A Digital offset-compensation scheme for an LA and CDR in 65-nm CMOS , 2009, 2009 Symposium on VLSI Circuits.

[38]  Chih-Kong Ken Yang,et al.  A 5-mW 6-Gb/s Quarter-Rate Sampling Receiver with a 2-Tap DFE Using Soft Decisions , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[39]  Pervez M. Aziz,et al.  A 1.0625 $\sim$ 14.025 Gb/s Multi-Media Transceiver With Full-Rate Source-Series-Terminated Transmit Driver and Floating-Tap Decision-Feedback Equalizer in 40 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[40]  Moon-Sang Hwang,et al.  A 5 Gb/s 0.25 /spl mu/m CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[41]  Michael A. Sorna,et al.  A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.

[42]  Mohammed Ismail,et al.  A Low-Voltage Low-Power CMOS Analog Adaptive Equalizer for UTP-5 Cables , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[43]  Anthony Chan Carusone,et al.  Decision Feedback Equalizer Architectures With Multiple Continuous-Time Infinite Impulse Response Filters , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[44]  W.J. Dally,et al.  Transmitter equalization for 4-Gbps signaling , 1997, IEEE Micro.

[45]  S. Gowda,et al.  A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.

[46]  S. Chandramouli,et al.  An Electronic Dispersion Compensator (EDC) With an Analog Eye-Opening Monitor (EOM) for 1.25-Gb/s Gigabit Passive Optical Network (GPON) Upstream Links , 2007, IEEE Transactions on Microwave Theory and Techniques.

[47]  H. Noguchi,et al.  A 40-Gb/s CDR Circuit With Adaptive Decision-Point Control Based on Eye-Opening Monitor Feedback , 2008, IEEE Journal of Solid-State Circuits.

[48]  V. Gupta,et al.  A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels , 2005, IEEE Journal of Solid-State Circuits.

[49]  Yoichi Koyanagi,et al.  A 4-channel 10.3Gb/s backplane transceiver macro with 35dB equalizer and sign-based zero-forcing adaptive control , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[50]  Shen-Iuan Liu,et al.  A 20-Gb/s Transmitter With Adaptive Preemphasis in 65-nm CMOS Technology , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[51]  S. Milijevic,et al.  4 Gbit/s receiver with adaptive blind DFE , 2005 .

[52]  Sung Min Park,et al.  10 gbit/s 0.0065 mm 2 6 mw analogue adaptive equaliser utilising negative capacitance , 2009 .

[53]  Woo-Young Choi,et al.  A 10-Gb/s Adaptive Look-Ahead Decision Feedback Equalizer With an Eye-Opening Monitor , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[54]  Yong Liu,et al.  A 19-Gb/s Serial Link Receiver With Both 4-Tap FFE and 5-Tap DFE Functions in 45-nm SOI CMOS , 2012, IEEE Journal of Solid-State Circuits.

[55]  Aliazam Abbasfar,et al.  A 4.1-pJ/b, 16-Gb/s Coded Differential Bidirectional Parallel Electrical Link , 2012, IEEE Journal of Solid-State Circuits.