An Application of the Second-Order Passive Lead–Lag Loop Filter for Analog PLLs to the Third-Order Charge-Pump PLLs

A second-order passive lead-lag loop filter for analog phase-locked loop (PLLs) is modified in this paper for the third-order charge-pump PLLs (CPPLLs). The analysis shows that the CPPLL employing the modified loop filter results in smaller area, lower power consumption, or better noise performance than the CPPLL employing the conventional loop filter.

[1]  J. X. Shen,et al.  Sensorless control of ultrahigh-speed PM brushless motor using PLL and third harmonic back EMF , 2006, IEEE Transactions on Industrial Electronics.

[2]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[3]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[4]  M. Pérez,et al.  A Robust PLL Algorithm to Synchronize Static Power Converters with Polluted AC Systems , 2006, IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics.

[5]  Guan-Chyun Hsieh,et al.  Phase-locked loop techniques. A survey , 1996, IEEE Trans. Ind. Electron..

[6]  Roland E. Best.  Phase-Locked Loops , 1984 .

[7]  Pavan Kumar Hanumolu,et al.  Analysis of charge-pump phase-locked loops , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Mauricio Aredes,et al.  Analysis and Software Implementation of a Robust Synchronizing PLL Circuit Based on the pq Theory , 2006, IEEE Transactions on Industrial Electronics.

[9]  Jri Lee.  A 3-to-8-GHz fast-hopping frequency synthesizer in 0.18-/spl mu/m CMOS technology , 2006 .