A 13-bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications

A 13-bit, 1.4-MS/s, sixth-order cascaded sigma-delta modulator oversampling at 16 X is implemented in a 0.72 /spl mu/m complementary metal-oxide-semiconductor process for use in the baseband path of a radio-frequency receiver. The modulator achieves 77 dB of dynamic range and dissipates 81 mW from a 3.3 V supply. It is characterized for the blocking and intermodulation requirements of a cordless telephone application.

[1]  G. Chien,et al.  A 1.9 GHz wide-band IF double conversion CMOS integrated receiver for cordless telephone applications , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  Robert G. Meyer,et al.  Future directions in silicon ICs for RF personal communications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[3]  I. Dedic,et al.  A sixth-order triple-loop sigma-delta CMOS ADC with 90 dB SNR and 100 kHz bandwidth , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[4]  R. T. Baird,et al.  A low oversampling ratio 14-b 500-kHz /spl Delta//spl Sigma/ ADC with a self-calibrated multibit DAC , 1996 .

[5]  K. Sahota,et al.  Analog baseband processor for CDMA/FM portable cellular telephones , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[6]  H. Khorramabadi,et al.  Baseband filters for IS-95 CDMA receiver applications featuring digital automatic frequency tuning , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  Bruce A. Wooley,et al.  Third-order cascaded sigma-delta modulators , 1991 .

[8]  A. Rofougaran,et al.  A CMOS channel-select filter for a direct-conversion wireless receiver , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[9]  G. Chien,et al.  A power-optimized CMOS baseband channel filter and ADC for cordless applications , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[10]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[11]  David Cline.  Noise, Speed, and Power Trade-offs in Pipelined Analog to Digital Converters , 1995 .

[12]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[13]  T. Brooks,et al.  A 16b /spl Sigma//spl Delta/ pipeline ADC with 2.5 MHz output data-rate , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[14]  Terri S. Fiez,et al.  A Low Oversampling Ratio 14b 500-kHz ADC with a Self-Calibrated Multibit DAC , 1996 .

[15]  C. D. Thompson,et al.  A digitally-corrected 20b delta-sigma modulator , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[16]  Asad A. Abidi,et al.  Low-power radio-frequency ICs for portable communications , 1995, Proc. IEEE.

[17]  Asad A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995 .

[18]  M. A. Copeland,et al.  Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range , 1984 .

[19]  L. R. Carley,et al.  An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC , 1995 .

[20]  Bruce A. Wooley,et al.  A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion , 1991 .

[21]  Bruce A. Wooley,et al.  A third-order sigma-delta modulator with extended dynamic range , 1994 .