This paper presents a 36 GS/s data path that is based on CMOS logic. The proposed non-clocked delay generator achieves high bandwidth as well as produces near-1-UI delay by employing digitally controlled cross-coupled latches. In addition, the proposed 4-to-2 serializer with pre-charging/discharging transistors not only reduces a data-dependent jitter but also mitigates non-ideal effects such as charge injection and clock feedthrough by removing the floating nodes of the multiplexer. As a result, the 8-to-2 serializer has extremely low rms jitter of 146 fs and peak-to-peak jitter of 980 fs at the output node. Moreover, thanks to the simple architecture of the 8-to-2 serializer and the delay generator, power consumption is remarkably reduced. The data path that dissipates 21.87 mW from 1.2-V supply is implemented and laid-out in 28-nm CMOS technology.
[1]
Behzad Razavi.
Design of intergrated circuits for optical communications
,
2002
.
[2]
Peng Liu,et al.
A novel energy-efficient serializer design method for gigascale systems
,
2013,
2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).
[3]
Woo-Young Choi,et al.
A 6.24-Gb/s wide-input-range serializer ASIC using fixed-data-rate scheme
,
2012,
2012 IEEE International Symposium on Circuits and Systems.
[4]
Deog-Kyoon Jeong,et al.
A 7.6 mW, 414 fs RMS-Jitter 10 GHz Phase-Locked Loop for a 40 Gb/s Serial Link Transmitter Based on a Two-Stage Ring Oscillator in 65 nm CMOS
,
2016,
IEEE Journal of Solid-State Circuits.