Spur-free all-digital PLL in 65nm for mobile phones

After the first-ever all-digital PLL (ADPLL) [1] for Bluetooth radios has proven benefits of CMOS scaling and integration, demonstrators for more challenging wireless standards have emerged [2–6]. In the ADPLL, however, the digitally-controlled oscillator (DCO) and time-to-digital converter (TDC) quantize the time and frequency tuning functions, respectively, which can lead to spurious tones and phase noise increase. As such, finite TDC resolution can distort data modulation and spectral mask at near integer-N channels, while finite DCO step size can add far-out spurs and phase noise. Also, a major underreported issue is an injection pulling of the DCO due to harmonics of the digital activity at closely-spaced frequencies, which can also create spurs. This work addresses all these problems and demonstrates RF performance matching that of the best-in-class traditional approaches.

[1]  R.B. Staszewski,et al.  All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13/spl mu/m CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  R. Bogdan Staszewski,et al.  Noise Analysis of Time-to-Digital Converter in All-Digital PLLs , 2006, 2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software.

[3]  R. Staszewski,et al.  Elimination of spurious noise due to time-to-digital converter , 2009, 2009 IEEE Dallas Circuits and Systems Workshop (DCAS).

[4]  Matthew Z. Straayer,et al.  A Low-Noise, Wide-BW 3.6GHz Digital ΔΣ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Enrico Temporiti,et al.  A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.

[6]  Enrico Temporiti,et al.  A 3GHz Fractional-N All-Digital PLL with Precise Time-to-Digital Converter Calibration and Mismatch Correction , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Meng-Chang Lee,et al.  All-digital PLL and GSM/EDGE transmitter in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Enrico Temporiti,et al.  A 3.5GHz wideband ADPLL with fractional spur suppression through TDC dithering and feedforward compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  Ping-Ying Wang,et al.  A Fractional Spur-Free ADPLL with Loop-Gain Calibration and Phase-Noise Cancellation for GSM/GPRS/EDGE , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.