A low-jitter wideband multiphase PLL in 90nm SOI CMOS technology

A multiphase PLL, implemented in 90nm SOI CMOS, covers a frequency range from 4.3 to 7.4GHz at a supply voltage of 1V. The ring oscillator-based PLL shows an in-band phase noise of up to -113dBc/Hz at 1 MHz offset and a supply noise rejection of 0.23%delay/%supply due to the rigorous application of CML-type circuit topologies combined with replica biasing.

[1]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Sung-mo Kang,et al.  A CMOS self-regulating VCO with low supply sensitivity , 2004, IEEE Journal of Solid-State Circuits.

[3]  M. Berroth,et al.  The design of 5 GHz voltage controlled ring oscillator using source capacitively coupled current amplifier , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[4]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[5]  Chulwoo Kim,et al.  A CMOS self-regulating VCO with low supply sensitivity , 2004, IEEE J. Solid State Circuits.

[6]  Y. A. Eken,et al.  A 5.9-GHz voltage-controlled ring oscillator in 0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[7]  Y. A. Eken,et al.  A 5.9-GHz Voltage-Controlled Ring Oscillator in 0.18- m CMOS , 2004 .