Design and implementation of a reconfigurable FIR filter
暂无分享,去创建一个
[1] Mary Jane Irwin,et al. ELM-A Fast Addition Algorithm Discovered by a Program , 1992, IEEE Trans. Computers.
[2] Joseph Mitola,et al. The software radio architecture , 1995, IEEE Commun. Mag..
[3] A. Willson,et al. A programmable FIR digital filter using CSD coefficients , 1996 .
[4] Kuk-Tae Hong,et al. A high-speed programmable FIR digital filter using switching arrays , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.
[5] Juanjo Noguera,et al. HW/SW codesign techniques for dynamically reconfigurable architectures , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[6] Min Hao,et al. A high-speed, programmable, CSD coefficient FIR filter , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).
[7] E. Buracchini,et al. The software radio concept , 2000, IEEE Commun. Mag..
[8] David Flynn,et al. AMBA: enabling reusable on-chip designs , 1997, IEEE Micro.
[9] Mitsuru Yamada,et al. A high-speed FIR digital filter with CSD coefficients implemented on FPGA , 2001, ASP-DAC '01.
[10] Pao-Ann Hsiung,et al. FVP: a formal verification platform for SoC , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..
[11] L.J. Karam,et al. Canonic signed digit Chebyshev FIR filter design , 2001, IEEE Signal Processing Letters.
[12] R. M. Hewlitt,et al. Canonical signed digit representation for FIR digital filters , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).