Performance Analysis of Different Bit Carry Look Ahead Adder Using VHDL Environment

Adders are some of the most critical data path circuits requiring considerable design effort in order to squeeze out as much performance gain as possible. Various adder structures can be used to execute addition such as serial and parallel structures and most of researches have done research on the design of high-speed, low-area, or low- power adders. Adders like ripple carry adder, carry select adder, carry look ahead adder, carry skip adder, carry save adder etc exist numerous adder implementations each with good attributes and some drawbacks. This paper focuses on the implementation and simulation of 4-bit, 8-bit and 16-bitt carry look-ahead adder based on Very High Speed Integrated Circuit Hardware Description Language (VHDL) and compared for their performance. The simulation is done using ModelSim SE 6.3f and we have recorded the performance improvements in propagating the carry and generating the sum when compared with the traditional carry look ahead adder designed in the same technology.

[1]  Santanu Maity.  Design and Implementation of Low-Power High-Performance Carry Skip Adder , 2012 .

[2]  Jagannath Samanta,et al.  Performance Analysis of High Speed Low Power Carry Look-Ahead Adder Using Different Logic Styles , 2013 .

[3]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[4]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[5]  Sanu Mathew,et al.  Comparison of high-performance VLSI adders in the energy-delay space , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Kuo-Hsing Cheng,et al.  A 1.2 V 500 MHz 32-bit carry-lookahead adder , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[7]  G. A. Ruiz.  Compact four bit carry look-ahead CMOS adder in multi-output DCVS logic , 1996 .

[8]  Simon Knowles,et al.  A family of adders , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[9]  Vojin G. Oklobdzija,et al.  Delay optimization of carry-skip adders and block carry-lookahead adders , 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.

[10]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[11]  I. Karafyllidis,et al.  Design and simulation of a single-electron full-adder , 2003 .

[12]  Robert W. Doran.  Variants of an Improved Carry Look-Ahead Adder , 1988, IEEE Trans. Computers.

[13]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[14]  Renato P. Ribas,et al.  Enhanced 32-bit carry look-ahead adder using multiple output enable-disable CMOS differential logic , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[15]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[16]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[17]  Douglas L. Perry,et al.  VHDL: Programming by Example , 2002 .

[18]  Jien-Chung Lo,et al.  A Fast Binary Adder with Conditional Carry Generation , 1997, IEEE Trans. Computers.

[19]  Yu-Kumg Chen,et al.  The fastest carry lookahead adder , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.

[20]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[21]  Stefania Perri,et al.  Hybrid carry-select statistical carry look-ahead adder , 1999 .

[22]  Jaehong Park,et al.  470ps 64bit Parallel Binary Adder , 2000 .

[24]  Tack-Don Han,et al.  Fast area-efficient VLSI adders , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).

[25]  Jinn-Shyan Wang,et al.  The CMOS carry-forward adders , 2004, IEEE Journal of Solid-State Circuits.

[26]  D. M. Goldschlag,et al.  A formal model of several fundamental VHDL concepts , 1994, Proceedings of COMPASS'94 - 1994 IEEE 9th Annual Conference on Computer Assurance.