Improved power side channel attack resistance of a 128-bit AES engine with random fast voltage dithering

The paper demonstrates improved power side channel attack (PSCA) resistance of a 128-bit AES engine in 130nm CMOS using random fast voltage dithering (RFVD) enabled by integrated inductive voltage regulator (IVR) and all-digital clock modulation (ADCM). The measured power signatures at AES and IVR supply nodes show 9× reduction in peak test vector leakage assessment (TVLA) metric while also protecting encryption keys from correlation power analysis (CPA) attacks even after 500,000 encryption traces.

[1]  Selçuk Köse,et al.  Charge-Withheld Converter-Reshuffling: A Countermeasure Against Power Analysis Attacks , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Sanu Mathew,et al.  Exploiting Fully Integrated Inductive Voltage Regulators to Improve Side Channel Resistance of Encryption Engines , 2016, ISLPED.

[3]  David Blaauw,et al.  Secure AES engine with a local switched-capacitor current equalizer , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Fabrice Paillet,et al.  FIVR — Fully integrated voltage regulators on 4th generation Intel® Core™ SoCs , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[5]  Vivek De,et al.  Integrated all-digital low-dropout regulator as a countermeasure to power attack in encryption engines , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[6]  Kwanyeob Chae,et al.  All-Digital Adaptive Clocking to Tolerate Transient Supply Noise in a Low-Voltage Operation , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Vivek De,et al.  An integrated inductive VR with a 250MHz all-digital multisampled compensator and on-chip auto-tuning of coefficients in 130nm CMOS , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[8]  Narayanan Vijaykrishnan,et al.  Power attack resistant cryptosystem design: a dynamic voltage and frequency switching approach , 2005, Design, Automation and Test in Europe.

[9]  Mario R. Casu,et al.  DVFS Based on Voltage Dithering and Clock Scheduling for GALS Systems , 2012, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems.

[10]  A.P. Chandrakasan,et al.  Ultra-dynamic Voltage scaling (UDVS) using sub-threshold operation and local Voltage dithering , 2006, IEEE Journal of Solid-State Circuits.

[11]  Monodeep Kar,et al.  Exploring power attack protection of resource constrained encryption engines using integrated low-drop-out regulators , 2015, 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[12]  Sanu Mathew,et al.  8.1 Improved power-side-channel-attack resistance of an AES-128 core via a security-aware integrated buck voltage regulator , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[13]  Selçuk Köse,et al.  Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Marios C. Papaefthymiou,et al.  1.32GHz high-throughput charge-recovery AES core with resistance to DPA attacks , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).