Optimization of the VT control method for low-power ultra-thin double-gate SOI logic circuits