A 2.5-V, 333-Mb/s/pin, 1-Gbit, double-data-rate synchronous DRAM

A double data rate (DDR) at 333 Mb/s/pin is achieved for a 2.5-V, 1-Gb synchronous DRAM in a 0.14-/spl mu/m CMOS process. The large density of integration and severe device fluctuation present challenges in dealing with the on-chip skews, packaging, and processing technology. Circuit techniques and schemes of outer DQ and inner control (ODIC) chip with a non-ODIC package, cycle-time-adaptive wave pipelining, and variable-stage analog delay-locked loop with the three-input phase detector can provide precise skew controls and increased tolerance to processing variations. DDR as a viable high-speed and low-voltage DRAM I/O interface is demonstrated.

[1]  Y. Takai,et al.  A 250-Mb/s/pin, 1-Gb double-data-rate SDRAM with a bidirectional delay and an interbank shared redundancy scheme , 2000, IEEE Journal of Solid-State Circuits.

[2]  Ki-Hong Park,et al.  A 150 MHz 8-banks 256 Mb synchronous DRAM with wave pipelining methods , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[3]  B.J. Park,et al.  A 0.15 /spl mu/m DRAM technology node for 4 Gb DRAM , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[4]  Lee,et al.  A 1Gbit SDRAM With An Independent Sub-array Controlled Scheme And A Hierarchical Decoding Scheme , 1997, Symposium 1997 on VLSI Circuits.

[5]  Y. Serizawa,et al.  A 1 Gb SDRAM with ground level precharged bitline and non-boosted 2.1 V word line , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[6]  Y. Koshikawa,et al.  250 Mbyte/s synchronous DRAM using a 3-stage-pipelined architecture , 1994 .

[7]  T. Obara,et al.  250 Mbyte/sec synchronous DRAM using a 3-stage-pipelined architecture , 1993, Symposium 1993 on VLSI Circuits.

[8]  G. Daniel,et al.  A 390 mm/sup 2/ 16-bank 1 Gb DDR SDRAM with hybrid bitline architecture , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[9]  Seung-Hoon Lee,et al.  Skew minimization techniques for 256M-bit synchronous DRAM and beyond , 1996 .

[10]  Y. Serizawa,et al.  A 256 Mb SDRAM using a register-controlled digital DLL , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.