A high accuracy triangle-wave signal generator for on-chip ADC testing

A general BIST architecture for A-to-D converters involves the integration of both an analog test signal generator and a digital output response analyzer. This paper presents a structure for the internal generation of a linear signal used with the histogram-based test technique. The structure is based on two highly linear ramp generators together with a feedback control circuitry. Results show that the proposed structure preserves the linearity of the ramp generators while accuracy of the triangle-wave is provided by means of a calibration scheme.

[1]  Florence Azaïs,et al.  Hardware resource minimization for histogram-based ADC BIST , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[2]  Gordon W. Roberts,et al.  A frequency response, harmonic distortion, and intermodulation distortion test for BIST of a sigma-delta ADC , 1996 .

[3]  Bozena Kaminska,et al.  Oscillation built-in self test (OBIST) scheme for functional and structural testing of analog and mixed-signal integrated circuits , 1997, Proceedings International Test Conference 1997.

[4]  Matthew Mahoney,et al.  DSP-Based Testing of Analog and Mixed-Signal Circuits , 1987 .

[5]  Taco Zwemstra,et al.  Built-in self-test methodology for A/D converters , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[6]  Edgar Sánchez-Sinencio,et al.  Auto-calibrating analog timer for on-chip testing , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  Florence Azaïs,et al.  A low-cost adaptive ramp generator for analog BIST applications , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[8]  Gordon W. Roberts,et al.  An analog multi-tone signal generator for built-in-self-test applications , 1994, Proceedings., International Test Conference.

[9]  Michel Renovell,et al.  Towards an ADC BIST scheme using the histogram test technique , 2000, Proceedings IEEE European Test Workshop.