Formal Design Verification of Digital Systems

In present design automation systems, the standard approach that is taken to verify the correctness of proposed logic designs is that of simulation. However, due to several difficulties that arise as simulation is applied to more complex systems, designers have searched for other techniques to at least augment this traditional approach. The purpose of this paper is to briefly describe a research project to develop a formal design verification system using the Argonne Automated Reasoning Assistant (AURA). Some results of this investigation are presented, together with a discussion of some of the problems that have been encountered and plans for future work.

[1]  Donald W. Loveland,et al.  Automated theorem proving: a logical basis , 1978, Fundamental studies in computer science.

[2]  Gordon L. Smith,et al.  Boolean Comparison of Hardware and Flowcharts , 1982, IBM J. Res. Dev..

[3]  Waldo C. Kabat,et al.  Automated Synthesis of Combinational Logic Using Theorem-Proving Techniques , 1985, IEEE Transactions on Computers.

[4]  Richard C. T. Lee,et al.  Symbolic logic and mechanical theorem proving , 1973, Computer science classics.

[5]  W. M. vanCleemput.  An hierarchical language for the structural description of digital systems , 1977, DAC '77.

[6]  Fumihiro Maruyama,et al.  A Verification Technique for Hardware Designs , 1982, DAC 1982.

[7]  Vijay Pitchumani,et al.  A formal method for computer design verification , 1982, 19th Design Automation Conference.

[8]  Todd J. Wagner.  Verification of hardware designs thru symbolic manipulation , 1977, DAC 1977.

[9]  Robert L. Veroff.  Canonicalization and Demodulation , 1981 .

[10]  Ewing L. Lusk,et al.  LMA-based theorem prover , 1982 .

[11]  Larry Wos,et al.  Problems and Experiments for and with Automated Theorem-Proving Programs , 1976, IEEE Transactions on Computers.

[12]  John A. Darringer.  The application of program verification techniques to hardware verification , 1979, DAC.

[13]  Fumihiro Maruyama,et al.  A Verification Technique for Hardware Designs , 1982, 19th Design Automation Conference.

[14]  Udo W. Pooch,et al.  A Survey of Microprogram Verification and Validation Methods , 1981, Comput. J..

[15]  William M. van Cleemput,et al.  An hierarchical language for the structural description of digital systems , 1977, Design Automation Conference.

[16]  David A. Patterson.  Strum: Structured Microprogram Development System for Correct Firmware , 1976, IEEE Transactions on Computers.

[17]  Fumihiro Maruyama.  Hardware Verification , 1985, Computer.

[18]  Leonard Berman,et al.  On Logic Comparison , 1981, 18th Design Automation Conference.

[19]  Daniel Brand,et al.  Symbolic Simulation for Correct Machine Design , 1979, 16th Design Automation Conference.

[20]  Melvin A. Breuer,et al.  A Survey of the State of the Art of Design Automation , 1981, Computer.

[21]  John A. Darringer.  The Application of Program Verification to Hardware Verification , 1979, DAC 1979.

[22]  Witold Stanislaw Wojciechowski.  Multiple-valued combinational logic design using theorem proving , 1980 .

[23]  Anthony S. Wojcik,et al.  Automated Design of Multiple-Valued Logic Circuits by Automatic Theorem Proving Techniques , 1983, IEEE Transactions on Computers.

[24]  Donald L. Dietmeyer,et al.  A Digital System Design Language (DDL) , 1968, IEEE Transactions on Computers.