Recent research has expanded to encompass a view of the reconfigurable logic where a resource is shared among multiple applications or users. Runtime reconfiguration is a method of computing by dynamically changing hardware configurations from phase to phase of a computation. In real-time multitasking system design, task deadlines play an important role as systems not only need to support sharing of the resources in space, but also need to guarantee execution of the tasks. At the operating system level, sharing logic gates, wires, and I/O pins among multiple tasks needs to be managed; and, from the high level standpoint, access to the resources needs to be scheduled according to task deadlines. This paper describes a novel approach, based on hardware/software co-design modeling, to task allocation for scheduling tasks on a shared hardware under run-time constraints. The proposed task allocation technique has been implemented on a reconfigurable computing platform from Xilinxreg that employs Virtex-II protrade FPGA and embedded power PC core
[1]
Oliver Diessel,et al.
Run-time compaction of FPGA designs
,
1997,
FPL.
[2]
Edward G. Coffman,et al.
Approximation algorithms for bin packing: a survey
,
1996
.
[3]
Shobharani Tatineni.
Dynamic Scheduling, Allocation, and Compaction Scheme for Real-Time Tasks on FPGAs
,
2001
.
[4]
Henry L. Owen,et al.
Temporal Partitioning for Partially-Reconfigurable-Field-Programmable Gate
,
1998,
IPPS/SPDP Workshops.
[5]
Kam-Wing Ng,et al.
Module Allocation for Dynamically Reconfigurable Systems
,
2000,
IPDPS Workshops.