ESD and Latchup Optimization of an Embedded-Floating-pMOS SCR-Incorporated BJT