The technology trend has given asynchronous design a rebirth as number of designs and researching theories are being proposed in recent years. According to the Academic and commercial asynchronous EDA tools are booming like bamboo shoots after a spring shower. However, the development of the tools is dispersed and lack of integration and compatibility. It is inconvenient for the design engineers and also for those who are potentially becoming one and as a student now. We propose an asynchronous platform which allows FPGA board docking onto an ARM-based development kit to simulate and verify the HDL-compatible coding styles in the synthesis. We set up a design flow to stricken the asynchronous design methodology by reducing the complexity of transforming channel-level to handshaking-level in the high-level synthesis and simulation and then the synthesized design can be verified and tested on a FPGA experiment system.
[1]
Jung-Lin Yang,et al.
High-Level Synthesis for Self-Timed Systems
,
2006,
APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.
[2]
Jens Sparsø,et al.
Principles of Asynchronous Circuit Design
,
2001
.
[3]
Luciano Lavagno,et al.
Methodology and tools for state encoding in asynchronous circuit synthesis
,
1996,
DAC '96.
[4]
Luciano Lavagno,et al.
Designing an asynchronous microcontroller using Pipefitter
,
2002,
Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[5]
P. R. Stephan,et al.
SIS : A System for Sequential Circuit Synthesis
,
1992
.