A Bang Bang Phase-Locked Loop Using Automatic Loop Gain Control and Loop Latency Reduction Techniques

This paper presents a digital bang-bang phase-locked loop (DBPLL) that employs automatic loop gain control and loop latency reduction techniques to enhance the jitter performance. Due to noise filtering properties, a DBPLL has an optimal loop gain which gives rise to the best jitter performance, taking into account external and internal noise sources. By using the automatic loop gain control technique, the DBPLL can automatically attain this loop gain in background to minimize the jitter. This paper also exploits time-series analysis to analyze the DBPLL. In particular, the closed-form gain of a bang-bang phase detector (BBPD) is first derived, taking into account reference clock noise and oscillator noise simultaneously. The chip was fabricated in a 40 nm CMOS process. This DBPLL achieves <; 290 fs integrated rms jitter and <;- 72.89 dBc reference spurs. It consumes 3.8 mW from a 1.1 V supply while operating at 3.96 GHz. This translates to an figure-of-merit (FOM) of -245 dB.

[1]  Nicola Da Dalt,et al.  Markov Chains-Based Derivation of the Phase Detector Gain in Bang-Bang PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Bram Nauta,et al.  Low-jitter clock multiplication: a comparison between PLLs and DLLs , 2002 .

[3]  Kyoohyun Lim,et al.  A low-noise phase-locked loop design by loop bandwidth optimization , 2000, IEEE Journal of Solid-State Circuits.

[4]  Ping-Ying Wang,et al.  15.3 A 2.4GHz ADPLL with digital-regulated supply-noise-insensitive and temperature-self-compensated ring DCO , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[5]  Shen-Iuan Liu,et al.  A digital bang-bang phase-locked loop with automatic loop gain control and loop latency reduction , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[6]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[7]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[8]  Jaeha Kim,et al.  Pseudo-Linear Analysis of Bang-Bang Controlled Timing Circuits , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Salvatore Levantino,et al.  Noise Analysis and Minimization in Bang-Bang Digital PLLs , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Giovanni Marzin,et al.  2.9 A Background calibration technique to control bandwidth in digital PLLs , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[11]  Chih-Kong Ken Yang,et al.  Methodology for on-chip adaptive jitter minimization in phase-locked loops , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[12]  Behzad Razavi,et al.  The Role of PLLs in Future Wireline Transmitters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Giovanni Marucci,et al.  Exploiting Stochastic Resonance to Enhance the Performance of Digital Bang-Bang PLLs , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Thomas Burger,et al.  A Frequency-Based Model for Limit Cycle and Spur Predictions in Bang-Bang All Digital PLL , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Jean-Olivier Plouchart,et al.  Bang-bang digital PLLs at 11 and 20GHz with sub-200fs integrated jitter for high-speed serial communication applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[16]  P. A. Blight.  The Analysis of Time Series: An Introduction , 1991 .

[17]  Deog-Kyoon Jeong,et al.  An Optimum Loop Gain Tracking All-Digital PLL Using Autocorrelation of Bang–Bang Phase-Frequency Detection , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[18]  Bram Nauta,et al.  A 2.2GHz sub-sampling PLL with 0.16psrms jitter and −125dBc/Hz in-band phase noise at 700µW loop-components power , 2010, 2010 Symposium on VLSI Circuits.

[19]  Amr Elshazly,et al.  A 0.7-to-3.5 GHz 0.6-to-2.8 mW Highly Digital Phase-Locked Loop With Bandwidth Tracking , 2011, IEEE Journal of Solid-State Circuits.

[20]  Takafumi Yamaji,et al.  A 570fsrms integrated-jitter ring-VCO-based 1.21GHz PLL with hybrid loop , 2011, 2011 IEEE International Solid-State Circuits Conference.

[21]  Behzad Razavi,et al.  PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design , 1996 .

[22]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[23]  Shen-Iuan Liu,et al.  A Loop Gain Optimization Technique for Integer-$N$ TDC-Based Phase-Locked Loops , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Orla Feely,et al.  Binary Phase Detector Gain in Bang-Bang Phase-Locked Loops With DCO Jitter , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  Eric A. M. Klumperink,et al.  Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[26]  Eric A. M. Klumperink,et al.  Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector , 2010, IEEE Journal of Solid-State Circuits.

[27]  Giovanni Marucci,et al.  Analysis and Design of Low-Jitter Digital Bang-Bang Phase-Locked Loops , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Jacqueline Grennon.  , 2nd Ed. , 2002, The Journal of nervous and mental disease.

[29]  Salvatore Levantino.  Advanced digital phase-locked loops , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.