PVT-and-aging adaptive wordline boosting for 8T SRAM power reduction
暂无分享,去创建一个
Keith A. Bowman | James Tschanz | Vivek De | Jaydeep P. Kulkarni | Shih-Lien Lu | Arijit Raychowdhury | Tanay Karnik | Muhammad M. Khellah | Bibiche M. Geuskens
[1] Ming-Dou Ker,et al. Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes , 2006, IEEE J. Solid State Circuits.
[2] Rajesh Kumar,et al. A family of 45nm IA processors , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] R. Chau,et al. A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.
[4] H. Fujiwara,et al. An Area-Conscious Low-Voltage-Oriented 8T-SRAM Design under DVS Environment , 2007, 2007 IEEE Symposium on VLSI Circuits.