Impacts of Cu Contamination on Device Reliabilities in 3-D IC Integration

The impacts of Cu contamination from a backside surface of a thinned wafer and Cu via on device reliabilities in 3-D IC integration are electrically evaluated. Intrinsic gettering (IG) layer, which was formed by high density oxygen precipitate, shows excellent Cu retardation characteristics from the backside surface of the thinned wafer. Extrinsic gettering (EG) layer, which was formed by postgrinded dry polish (DP) treatment shows good Cu retardation characteristics compared with other postgrinded treatments. The minimal 30-nm-thick Ta barrier layer in Cu via shows good barrier property to Cu diffusion from Cu via after annealing up to 60 min at 300 °C. However, it is not enough at 400 °C annealing, because the generation lifetime shows significant degradation after the initial annealing for 5 min. The DRAM cell characteristics show severe shortening retention time after an intentional Cu diffusion from the backside of the thinned DRAM chip at relatively low temperature of 300 °C.

[1]  K. W. Lee,et al.  Three-dimensional shared memory fabricated using wafer stacking technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[2]  M. Koyanagi,et al.  Three-Dimensional Integration Technology Based on Wafer Bonding With Vertical Buried Interconnections , 2006, IEEE Transactions on Electron Devices.

[3]  Kaustav Banerjee,et al.  Multiple Si layer ICs: motivation, performance analysis, and design implications , 2000, Proceedings 37th Design Automation Conference.

[4]  M. Koyanagi,et al.  Evaluation of Cu Contamination at Backside Surface of Thinned Wafer in 3-D Integration by Transient-Capacitance Measurement , 2011, IEEE Electron Device Letters.

[5]  Eicke R. Weber,et al.  Physics of Copper in Silicon , 2002 .

[6]  M. Koyanagi,et al.  Electrical evaluation of Cu contamination behavior at the backside surface of a thinned wafer by transient capacitance measurement , 2011 .

[7]  Dieter K. Schroder,et al.  Carrier lifetimes in silicon , 1997 .

[8]  M. Koyanagi,et al.  Cu Retardation Performance of Extrinsic Gettering Layers in Thinned Wafers Evaluated by Transient Capacitance Measurement , 2011 .

[9]  Worth B. Henley,et al.  Effects of Copper Contamination in Silicon on Thin Oxide Breakdown , 1999 .

[10]  D. K. Schroder,et al.  Measurement time reduction for generation lifetimes , 1999 .

[11]  P. Ramm,et al.  InterChip via technology for vertical system integration , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[12]  M. Carmo.  Transition Metals in Silicon , 1993 .

[13]  K. Hozawa,et al.  Impact of backside Cu contamination in the 3D integration process , 2006, 2009 Symposium on VLSI Technology.

[14]  Mitsumasa Koyanagi,et al.  High-Density Through Silicon Vias for 3-D LSIs , 2009, Proceedings of the IEEE.

[15]  K. Hozawa,et al.  True influence of wafer-backside copper contamination during the back-end process on device characteristics , 2002, Digest. International Electron Devices Meeting,.

[16]  Antti Haarahiltunen,et al.  Role of copper in light induced minority-carrier lifetime degradation of silicon , 2009 .

[17]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[18]  M. Koyanagi,et al.  Evaluation of Cu Diffusion From Cu Through-Silicon Via (TSV) in Three-Dimensional LSI by Transient Capacitance Measurement , 2011, IEEE Electron Device Letters.

[19]  M. Koyanagi,et al.  Impact of Cu diffusion from Cu through-silicon via (TSV) on device reliability in 3-D LSIs evaluated by transient capacitance measurement , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[20]  Uwe Seidel,et al.  Comparison of copper damascene and aluminum RIE metallization in BICMOS technology , 2000 .

[21]  Jian-Qiang Lu,et al.  3 D Integration : Why , What , Who , When ? SECTION 1 , .

[22]  K. Warner,et al.  Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[23]  F. P. Heiman,et al.  On the determination of minority carrier lifetime from the transient response of an MOS capacitor , 1967 .

[24]  Mitsumasa Koyanagi,et al.  Future system-on-silicon LSI chips , 1998, IEEE Micro.

[25]  M. Koyanagi,et al.  Impact of Cu Contamination on Memory Retention Characteristics in Thinned DRAM Chip for 3-D Integration , 2012, IEEE Electron Device Letters.

[26]  K.F. Yang,et al.  TSV process optimization for reduced device impact on 28nm CMOS , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.