Analysis of the Back-Gate Effect on the On-State Breakdown Voltage of Smartpower SOI Devices

This paper discusses the impact of the back gate bias on the on-state drain breakdown voltage of high-voltage SOI MOSFETs. This is mandatory in order to understand the physical mechanisms behind the limitations of the safe operation area of SOI power devices. The back gate electrode of the SOI material will add an additional dimension to the safe operation area, thereby causing further reliability constraints on the circuit design. For the first time an analytical model of the breakdown voltage covering the reasonable back gate voltage range is presented providing a first step towards a closed form circuit simulation of this effect. It is shown that the back gate potential impacts on the breakdown behaviour by modulating the carrier distribution in the drift region, the base transport factor of the parasitic bipolar transistor and the drift region resistance

[1]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[2]  V. Dudek,et al.  Analysis and optimization of the back-gate effect on lateral high-voltage SOI devices , 2005, IEEE Transactions on Electron Devices.

[3]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[4]  K. K. Young,et al.  Avalanche-induced drain-source breakdown in silicon-on-insulator n-MOSFETs , 1988 .

[5]  William Redman-White,et al.  MOOSE: a physically based compact DC model of SOI LD MOSFETs for analogue circuit simulation , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  A. W. Ludikhuize.  Kirk effect limitations in high voltage IC's , 1994, Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics.

[7]  A. G. Chynoweth,et al.  Uniform Silicon p‐n Junctions. II. Ionization Rates for Electrons , 1960 .

[8]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high-current simulations , 1997 .

[9]  V. Dudek,et al.  Impact of the back gate effect on bipolar junction transistors in smart power SOI technologies , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[10]  V. Dudek,et al.  Analysis of the back gate effect on the breakdown behaviour of SOI LDMOS transistors , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).