Understanding the Impact of Time-Dependent Random Variability on Analog ICs: From Single Transistor Measurements to Circuit Simulations

Advanced scaling and the introduction of new materials in the metal–oxide–semiconductor field-effect transistor (MOSFET) raise concerns about its reliability. Several degradation mechanisms, depending on operating conditions and time, can cause a significant change of the transistor parameters. The transistor area plays a large role when it comes to aging. In large-area MOSFETs, aging appears deterministic, while in small-area devices it is stochastic and convoluted with random telegraph noise. This is analogous to the time-zero random variability, which also reduces as the transistor gate area increases. The scope of this paper is to extend the knowledge of the time-dependent random variability as a function of MOSFET gate area scaling. The goal is to aid the designers in transistor sizing toward a more reliable design. As an example, the impact of time-dependent random variability is illustrated for an analog-to-digital converter.

[1]  Karl Goser,et al.  Effects of inhomogeneous negative bias temperature stress on p-channel MOSFETs of analog and RF circuits , 2005, Microelectron. Reliab..

[2]  Georges G. E. Gielen,et al.  Designing reliable analog circuits in an unreliable world , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[3]  Tibor Grasser,et al.  Hot Carrier Degradation in Semiconductor Devices , 2015 .

[4]  Jie Ding,et al.  Unified approach for simulation of statistical reliability in nanoscale CMOS transistors from devices to circuits , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[5]  Kaushik Roy,et al.  Reliability- and Process-variation aware design of integrated circuits — A broader perspective , 2011, IRPS 2011.

[6]  Ernest Y. Wu,et al.  On the Weibull shape factor of intrinsic breakdown of dielectric films and its accurate experimental determination. Part I: theory, methodology, experimental techniques , 2002 .

[7]  T. Grasser,et al.  The Universality of NBTI Relaxation and its Implications for Modeling and Characterization , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[8]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[9]  B. Woolery,et al.  Effect of BTI Degradation on Transistor Variability in Advanced Semiconductor Technologies , 2008, IEEE Transactions on Device and Materials Reliability.

[10]  N. Collaert,et al.  Disorder-controlled-kinetics model for negative bias temperature instability and its experimental verification , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[11]  B. Kaczer,et al.  Relaxation of time-dependent NBTI variability and separation from RTN , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[12]  Dimitri Linten,et al.  Comparative experimental analysis of time-dependent variability using a transistor test array , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[13]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[14]  K. Jeppson,et al.  Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices , 1977 .

[15]  Anthony S. Oates,et al.  Stress-induced MOSFET mismatch for analog circuits , 2001, 2001 IEEE International Integrated Reliability Workshop. Final Report (Cat. No.01TH8580).

[16]  T. Grasser.  Bias Temperature Instability for Devices and Circuits , 2014 .

[17]  Jacopo Franco,et al.  Statistical Distribution of Defect Parameters , 2014 .

[18]  C. Auth,et al.  Bias temperature instability variation on SiON/Poly, HK/MG and trigate architectures , 2014, 2014 IEEE International Reliability Physics Symposium.

[19]  J. W. McPherson,et al.  Time dependent dielectric breakdown physics - Models revisited , 2012, Microelectron. Reliab..

[20]  T. Grasser,et al.  Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices—Application to NBTI , 2010, IEEE Electron Device Letters.

[21]  Ru Huang,et al.  Impacts of Random Telegraph Noise (RTN) on Digital Circuits , 2015, IEEE Transactions on Electron Devices.

[22]  Dimitri Linten,et al.  The defect-centric perspective of device and circuit reliability—From gate oxide defects to circuits , 2016 .

[23]  M. Denais,et al.  NBTI degradation: From physical mechanisms to modelling , 2006, Microelectron. Reliab..

[24]  V. Reddy,et al.  A comprehensive framework for predictive modeling of negative bias temperature instability , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[25]  Jan Craninckx,et al.  A 70 dB DR 10 b 0-to-80 MS/s Current-Integrating SAR ADC With Adaptive Dynamic Range , 2014, IEEE Journal of Solid-State Circuits.

[26]  B. Parvais,et al.  Defect-based compact modeling for RTN and BTI variability , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[27]  S. C. Chen,et al.  The physical explanation of TDDB power law lifetime model through oxygen vacancy trap investigations in HKMG NMOS FinFET devices , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[28]  Naoto Horiguchi,et al.  Extraction of the Random Component of Time-Dependent Variability Using Matched Pairs , 2015, IEEE Electron Device Letters.

[29]  Georges G. E. Gielen,et al.  Impact analysis of stochastic transistor aging on current-steering DACs in 32nm CMOS , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[30]  N. Horiguchi,et al.  On the distribution of the FET threshold voltage shifts due to individual charged gate oxide defects , 2016, International Integrated Reliability Workshop.

[31]  S. Mahapatra,et al.  On the differences between ultra-fast NBTI measurements and Reaction-Diffusion theory , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[32]  Ralf Brederlow,et al.  MOS transistor reliability under analog operation , 2000 .

[33]  Francky Catthoor,et al.  Characterization of time-dependent variability using 32k transistor arrays in an advanced HK/MG technology , 2015, 2015 IEEE International Reliability Physics Symposium.

[34]  G. Groeseneken,et al.  From mean values to distributions of BTI lifetime of deeply scaled FETs through atomistic understanding of the degradation , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[35]  Georges G. E. Gielen,et al.  Transistor aging-induced degradation of analog circuits: Impact analysis and design guidelines , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[36]  B. Parvais,et al.  Advanced MOSFET variability and reliability characterization array , 2015, 2015 IEEE International Integrated Reliability Workshop (IIRW).

[37]  Guido Groeseneken,et al.  A consistent model for the thickness dependence of intrinsic breakdown in ultra-thin oxides , 1995, Proceedings of International Electron Devices Meeting.

[38]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[39]  Francky Catthoor,et al.  Implications of BTI-Induced Time-Dependent Statistics on Yield Estimation of Digital Circuits , 2014, IEEE Transactions on Electron Devices.

[40]  Andrew R. Brown,et al.  Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs , 2003 .

[41]  T. Grasser.  The Capture/Emission Time Map Approach to the Bias Temperature Instability , 2014 .

[42]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[43]  R. Degraeve,et al.  Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[44]  A. Asenov,et al.  Statistical Interactions of Multiple Oxide Traps Under BTI Stress of Nanoscale MOSFETs , 2013, IEEE Electron Device Letters.

[45]  S. Rauch,et al.  Review and Reexamination of Reliability Effects Related to NBTI-Induced Statistical Variations , 2007, IEEE Transactions on Device and Materials Reliability.

[46]  Diederik Verkest,et al.  Characterization and simulation methodology for time-dependent variability in advanced technologies , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).