Stop-and-Go Gate Drive Minimizing Test Cost to Find Optimum Gate Driving Vectors in Digital Gate Drivers
暂无分享,去创建一个
T. Sakurai | K. Wada | M. Takamiya | I. Omura | K. Miyazaki | H. Obara | T. Sai | T. Mannen
[1] T. Sakurai,et al. Robust Gate Driving Vectors to Load Current and Temperature Variations for Digital Gate Drivers , 2019, 2019 IEEE 4th International Future Energy Electronics Conference (IFEEC).
[2] Hidemine Obara,et al. Load Current and Temperature Dependent Optimization of Active Gate Driving Vectors , 2019, 2019 IEEE Energy Conversion Congress and Exposition (ECCE).
[3] Keiji Wada,et al. High-Speed Searching of Optimum Switching Pattern for Digital Active Gate Drive Circuit of Full Bridge Inverter Circuit , 2019, 2019 IEEE Applied Power Electronics Conference and Exposition (APEC).
[4] Takayasu Sakurai,et al. Optimization Platform to Find a Switching Pattern of Digital Active Gate Drive for Full-Bridge Inverter Circuit , 2018, 2018 IEEE Energy Conversion Congress and Exposition (ECCE).
[5] Hidemine Obara,et al. Active Gate Control in Half-Bridge Inverters Using Programmable Gate Driver ICs to Improve Both Surge Voltage and Converter Efficiency , 2018, IEEE Transactions on Industry Applications.
[6] Bernard H. Stark,et al. A 6.7-GHz Active Gate Driver for GaN FETs to Combat Overshoot, Ringing, and EMI , 2018, IEEE Transactions on Power Electronics.
[7] Bernard H. Stark,et al. Shaping switching waveforms in a 650 V GaN FET bridge-leg using 6.7 GHz active gate drivers , 2017, 2017 IEEE Applied Power Electronics Conference and Exposition (APEC).
[8] Hidemine Obara,et al. Power electronics 2.0: IoT-connected and Al-controlled power electronics operating optimally for each user , 2017, 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD).
[9] Nicolas Rouger,et al. High speed digital optical signal transferforpower transistor gate driver applications , 2017, 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD).
[10] Masanori Tsukuda,et al. General-Purpose Clocked Gate Driver IC With Programmable 63-Level Drivability to Optimize Overshoot and Energy Loss in Switching by a Simulated Annealing Algorithm , 2017, IEEE Transactions on Industry Applications.
[11] Andreas Kugi,et al. Slew rate control strategies for smart power ICs based on iterative learning control , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.
[12] I. Baraia,et al. An Experimentally Verified Active Gate Control Method for the Series Connection of IGBT/Diodes , 2012, IEEE Transactions on Power Electronics.
[13] Harald Kuhn,et al. Digital adaptive driving strategies for high-voltage IGBTs , 2011, 2011 IEEE Energy Conversion Congress and Exposition.
[14] A. Mertens,et al. Considerations for a Digital Gate Unit in high power applications , 2008, 2008 IEEE Power Electronics Specialists Conference.