Fermi-level pinning induced thermal instability in the effective work function of TaN in TaN/SiO/sub 2/ gate stack

In this letter, we demonstrate for the first time that the Fermi-level pinning caused by the formation of Ta(N)-Si bonds at the TaN/SiO/sub 2/ interface is responsible for the thermal instability of the effective work function of TaN in TaN/SiO/sub 2/ devices after high temperature rapid thermal annealing (RTA). Because of weak charge transfer between Hf and Ta(N) and hence negligible pinning effect at the TaN/HfO/sub 2/ interface, the effective work function of TaN is significantly more thermally stable on HfO/sub 2/ than on SiO/sub 2/ dielectric during RTA. This finding provides a guideline for the work function tuning and the integration of metal gate with high-/spl kappa/ dielectric for advanced CMOS devices.

[1]  S. Samavedam,et al.  Fermi level pinning at the polySi/metal oxide interface , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[2]  Heung-Jae Cho,et al.  Robust ternary metal gate electrodes for dual gate CMOS devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  Tsu-Jae King,et al.  Tunable work function molybdenum gate technology for FDSOI-CMOS , 2002, Digest. International Electron Devices Meeting,.

[4]  V. Misra,et al.  Tunable work function dual metal gate technology for bulk and non-bulk CMOS , 2002, Digest. International Electron Devices Meeting,.

[5]  Veena Misra,et al.  Electrical characteristics of TaSixNy/SiO2/Si structures by Fowler–Nordheim current analysis , 2002 .

[6]  T. Ohmi,et al.  Chemical reaction concerns of gate metal with gate dielectric in Ta gate MOS devices: an effect of self-sealing barrier configuration interposed between Ta and SiO/sub 2/ , 2000 .

[7]  Bich-Yen Nguyen,et al.  Physical and electrical properties of metal gate electrodes on HfO2 gate dielectrics , 2003 .

[8]  Veena Misra,et al.  Use of metal–oxide–semiconductor capacitors to detect interactions of Hf and Zr gate electrodes with SiO2 and ZrO2 , 2001 .

[9]  D. Kwong,et al.  Robust HfN metal gate electrode for advanced MOS devices application , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[10]  Z. Weinberg,et al.  On tunneling in metal‐oxide‐silicon structures , 1982 .

[11]  Chenming Hu,et al.  Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology , 2002 .

[12]  D. Kwong,et al.  High quality CVD TaN gate electrode for sub-100 nm MOS devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).