Controllability and observability in mixed signal cores

Observability is mandatory for debugging purposes in all microelectronic systems. Mixed signal cores, in particular, require high observability in order to allow post production debug and to drive the design enhancements towards the real non-ideal behaviour monitored in individual modules. Controllability is also a major advantage in the design-for-debug process. This work presents a low cost controllability and observability methodology that is evaluated in terms of area cost and bandwidth capability for different operating conditions. The proposed methodology is used to add debugging capability to a DCDC, a Charge Pump, a LDO and a Bandgap of a Power Management Unit..

[1]  Ron Ho,et al.  On-chip samplers for test and debug of asynchronous circuits , 2007, 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07).

[2]  C. Svensson,et al.  Measuring high-bandwidth signals in CMOS circuits , 1993 .

[3]  Gordon W. Roberts,et al.  A high speed and area efficient on-chip analog waveform extractor , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  B. Vrignon,et al.  On-chip sampling sensors for high frequency signals measurement: evolution and improvements , 2004, Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, 2004..

[5]  Jaehoon Song,et al.  Low-Cost Scan Test for IEEE-1500-Based SoC , 2008, IEEE Transactions on Instrumentation and Measurement.

[6]  Keith Lofstrom.  Early capture for boundary scan timing measurements , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[7]  Krishnendu Chakrabarty,et al.  Test infrastructure design for mixed-signal SOCs with wrapped analog cores , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.