Constrained pattern assignment for standard cell based triple patterning lithography

Triple patterning lithography (TPL) has been recognized as one of the most promising candidates for 14/10nm technology node. Apart from obtaining legal TPL decompositions, various concerns have been raised by the designers, among them consistently assigning the same pattern for the same type of standard cells and balancing the usage of the three masks are two most critical ones. In this paper, a hybrid approach (SAT followed by a sliding-window approach) is proposed targeting at these two problems. To assign the same pattern for the same type of standard cell, we pre-color the boundary polygons of each type of cell by solving a small SAT problem. Following that we propose a sliding-window based approach to compute a locally balanced decomposition. Our algorithm guarantees to find a feasible solution if one exists. Experimental results verify that the problem can be solved very efficiently with the proposed algorithm. Superior locally balanced decompositions are achieved compared with the previous approach in.

[1]  Andrew B. Kahng,et al.  Layout decomposition for double patterning lithography , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[2]  Andrew B. Kahng,et al.  Layout Decomposition Approaches for Double Patterning Lithography , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Yuelin Du,et al.  Efficient pattern relocation for EUV blank defect mitigation , 2012, 17th Asia and South Pacific Design Automation Conference.

[4]  Hongbo Zhang,et al.  Linear time EUV blank defect mitigation algorithm considering tolerance to inspection inaccuracy , 2012, Photomask Technology.

[5]  Yuelin Du,et al.  Hybrid lithography optimization with E-Beam and immersion processes for 16nm 1D gridded design , 2012, 17th Asia and South Pacific Design Automation Conference.

[6]  Yuelin Du,et al.  A Polynomial Time Exact Algorithm for Overlay-Resistant Self-Aligned Double Patterning (SADP) Layout Decomposition , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Kun Yuan,et al.  WISDOM: Wire spreading enhanced decomposition of masks in Double Patterning Lithography , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[8]  Hongbo Zhang,et al.  EUV mask preparation considering blank defects mitigation , 2011, Photomask Technology.

[9]  Yuelin Du,et al.  Layout small-angle rotation and shift for EUV defect mitigation , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[10]  Zigang Xiao,et al.  A polynomial time triple patterning algorithm for cell based row-structure layout , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[11]  Yuelin Du,et al.  Mask cost reduction with circuit performance consideration for self-aligned double patterning , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[12]  Ping Xu,et al.  Innovative self-aligned triple patterning for 1x half pitch using single "spacer deposition-spacer etch" step , 2011, Advanced Lithography.

[13]  Qiao Li,et al.  14nm M1 triple patterning , 2012, Advanced Lithography.

[14]  Yuelin Du,et al.  Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[15]  Kun Yuan,et al.  Layout Decomposition for Triple Patterning Lithography , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Kun Yuan,et al.  E-Beam Lithography Stencil Planning and Optimization With Overlapped Characters , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Kun Yuan,et al.  Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Martin D. F. Wong,et al.  Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology , 2012, DAC Design Automation Conference 2012.

[19]  Christopher Cork,et al.  Comparison of triple-patterning decomposition algorithms using aperiodic tiling patterns , 2008, Photomask Japan.

[20]  Ping Xu,et al.  Self-aligned triple patterning for continuous IC scaling to half-pitch 15nm , 2011, Advanced Lithography.

[21]  Evangeline F. Y. Young,et al.  An efficient layout decomposition approach for Triple Patterning Lithography , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[22]  Yuelin Du,et al.  A polynomial time exact algorithm for self-aligned double patterning layout decomposition , 2012, ISPD '12.

[23]  Martin D. F. Wong,et al.  Evaluation of cost-driven triple patterning lithography decomposition , 2013, Advanced Lithography.

[24]  Yao-Wen Chang,et al.  A novel layout decomposition algorithm for triple patterning lithography , 2012, DAC Design Automation Conference 2012.

[25]  Ted Prescop,et al.  E-beam direct write (EBDW) as complementary lithography , 2010, Photomask Technology.