Adaptive digital linearization of a DRP based edge transmitter for cellular handsets

The digital RF processor (DRP) based EDGE small- signal polar transmitter utilizes a highly non-linear digitally controlled pre-power amplifier (DPA) for on-chip combination of the amplitude and phase modulation paths. This complex signal drives an off-chip power amplifier (PA), optimized for power added efficiency (PAE), causing further degradation in the linearity of transmission. We propose an effective adaptive predistortion scheme that takes advantage of the time division duplex (TDD) nature of the EDGE modulation and uses the on-chip receiver as a feedback path during transmission. The proposed linearization technique features automatic calibration of nominal AM-AM and AM-PM look-up tables (LUT). The temporal variations primarily caused by temperature, aging, impedance and voltage changes are compensated by an incremental predistortion function that is periodically adapted using a low complexity iterative algorithm. The proposed predistortion technique improves the EDGE TX error vector magnitude (EVM) contribution from -20 dB (or 10%) in absence of predistortion to -67 dB (0.04%) while the adjacent channel power ratio (ACPR) at 400 kHz offset improves from -46 dBc to -69 dBc.

[1]  James K. Cavers.  Optimum table spacing in predistorting amplifier linearizers , 1999 .

[2]  James K. Cavers,et al.  Amplifier linearization using a digital predistorter with fast adaptation and low memory requirements , 1990 .

[3]  K. Halonen,et al.  Baseband Digital Predistorter with Quadrature Error Correction , 2004, Proceedings Norchip Conference, 2004..

[4]  Michael Faulkner,et al.  Adaptive linearization using predistortion-experimental results , 1994 .

[5]  R.B. Staszewski,et al.  A digital-to-RF-amplitude converter for GSM/GPRS/EDGE in 90-nm digital CMOS , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[6]  Iven M. Y. Mareels,et al.  Quantifying the effects of dimension on the convergence rate of the LMS adaptive FIR estimator , 1998, IEEE Trans. Signal Process..

[7]  Michael Faulkner,et al.  Quantization analysis and design of a digital predistortion linearizer for RF power amplifiers , 1996 .

[8]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[9]  Raviv Raich,et al.  Orthogonal polynomials for power amplifier modeling and predistorter design , 2004, IEEE Transactions on Vehicular Technology.

[10]  Meng-Chang Lee,et al.  All-digital PLL and GSM/EDGE transmitter in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[11]  Tho Le-Ngoc,et al.  A fast adaptive polynomial predistorter for power amplifiers , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[12]  G.T. Zhou,et al.  Optimal spacing for a polar look-up table predistorter , 2007, 2007 IEEE Northeast Workshop on Circuits and Systems.