Application-Aware Collective Communication (Extended Abstract)

Preliminary results are presented of hardware support for collective communication that takes advantage of a priori routing information.

[1]  J. P. Grossman,et al.  Filtering, Reductions and Synchronization in the Anton 2 Network , 2015, 2015 IEEE International Parallel and Distributed Processing Symposium.

[2]  Benjamin Humphries,et al.  Design of 3D FFTs with FPGA clusters , 2014, 2014 IEEE High Performance Extreme Computing Conference (HPEC).

[3]  Ron Sass,et al.  An Evaluation of an Integrated On-Chip/Off-Chip Network for High-Performance Reconfigurable Computing , 2012, Int. J. Reconfigurable Comput..

[4]  Chen Yang,et al.  Novo-G#: Large-scale reconfigurable computing with direct and programmable interconnects , 2016, 2016 IEEE High Performance Extreme Computing Conference (HPEC).

[5]  Jiayi Sheng,et al.  Towards Low-Latency Communication on FPGA Clusters with 3 D FFT Case Study , 2015 .

[6]  Paul Chow,et al.  Benefits of Adding Hardware Support for Broadcast and Reduce Operations in MPSoC Applications , 2014, TRETS.