Physically Unclonable Functions Using Foundry SRAM Cells

This paper describes a low voltage physically unclonable function (PUF) implemented with SRAM circuits. The approach allows the use of foundry cells, which are used in this paper, and requires very minor modifications to standard SRAM arrays. The PUF functionality is designed into large 1M-bit SRAM arrays fabricated on a 55-nm process using the foundry supplied SRAM cell layouts. The low variability foundry process produces good PUF results, demonstrating that the approach should also be good on conventional processes, since greater mismatch should positively impact PUF performance as measured by code word stability. The impact of process corners is also experimentally determined. Unstable bits, which we attribute to random telegraph noise is shown to be at manageable levels. We describe the circuit operation, statistical behavior, and suggest helper data functions that allow operation without error correction. This is important since error correction necessarily allows some leakage of the underlying secret codes.

[1]  Dan Reed,et al.  SRAM PUF quality and reliability comparison for 28 nm planar vs. 16 nm FinFET CMOS processes , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[2]  Aarnout Brombacher,et al.  Probability... , 2009, Qual. Reliab. Eng. Int..

[3]  Christoph Böhm,et al.  An Alternative to Error Correction for SRAM-Like PUFs , 2010, CHES.

[4]  Srinivas Devadas,et al.  Controlled physical random functions , 2002, 18th Annual Computer Security Applications Conference, 2002. Proceedings..

[5]  L. T. Clark,et al.  A highly integrated 65-nm SoC process with enhanced power/performance of digital and analog circuits , 2012, 2012 International Electron Devices Meeting.

[6]  Daniel E. Holcomb,et al.  Bitline PUF: Building Native Challenge-Response PUF Capability into Any SRAM , 2014, IACR Cryptol. ePrint Arch..

[7]  James F. Plusquellic,et al.  Current based PUF exploiting random variations in SRAM cells , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  Wilbur B. Davenport.  Probability and Random Processes: An Introduction for Applied Scientists and Engineers , 1975 .

[9]  Ingrid Verbauwhede,et al.  Machine learning attacks on 65nm Arbiter PUFs: Accurate modeling poses strict bounds on usability , 2012, 2012 IEEE International Workshop on Information Forensics and Security (WIFS).

[10]  Tibor Grasser,et al.  Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities , 2012, Microelectron. Reliab..

[11]  Ru Huang,et al.  Deep understanding of random telegraph noise (RTN) effects on SRAM stability , 2016, 2016 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[12]  Srivatsan Chellappa,et al.  SRAM-Based Unique Chip Identifier Techniques , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Himanshu Kaul,et al.  16.2 A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[14]  Daniel E. Holcomb,et al.  Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers , 2009, IEEE Transactions on Computers.

[15]  Wilbur B. Davenport.  Probability and random process : an introduction for applied scientist and engineers / Wilbur B. Davenport , 1970 .

[16]  Ingrid Verbauwhede,et al.  A soft decision helper data algorithm for SRAM PUFs , 2009, 2009 IEEE International Symposium on Information Theory.

[17]  Mark Mohammad Tehranipoor,et al.  Bit selection algorithm suitable for high-volume production of SRAM-PUF , 2014, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[18]  Tony Tae-Hyoung Kim,et al.  Design of SRAM PUF with improved uniformity and reliability utilizing device aging effect , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[19]  Ken Mai,et al.  Reliability enhancement of bi-stable PUFs in 65nm bulk CMOS , 2012, 2012 IEEE International Symposium on Hardware-Oriented Security and Trust.

[20]  Ching-Te Chuang,et al.  Analysis of Single-Trap-Induced Random Telegraph Noise on FinFET Devices, 6T SRAM Cell, and Logic Circuits , 2012, IEEE Transactions on Electron Devices.

[21]  Peter R. Kinget,et al.  An area-efficient microcontroller with an instruction-cache transformable to an ambient temperature sensor and a physically unclonable function , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[22]  Roel Maes,et al.  Countering the effects of silicon aging on SRAM PUFs , 2014, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[23]  Dawu Gu,et al.  Helper Data Algorithms for PUF-Based Key Generation: Overview and Analysis , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  K. Fujita,et al.  Advanced channel engineering achieving aggressive reduction of VT variation for ultra-low-power applications , 2011, 2011 International Electron Devices Meeting.

[25]  M. Yamaoka,et al.  Impact of threshold voltage fluctuation due to random telegraph noise on scaled-down SRAM , 2008, 2008 IEEE International Reliability Physics Symposium.

[26]  Srivatsan Chellappa,et al.  Improved circuits for microchip identification using SRAM mismatch , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[27]  W. R. Daasch,et al.  IC identification circuit using device mismatch , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[28]  E. Leobandung,et al.  Evaluation methodology for random telegraph noise effects in SRAM arrays , 2011, 2011 International Electron Devices Meeting.