论文信息 - 50 Gbit/s time-division multiplexer in Si-bipolar technology

50 Gbit/s time-division multiplexer in Si-bipolar technology

A 2:1 time-division multiplexer is presented which operates up to 50 Gbit/s. This is the highest data rate ever achieved by an integrated circuit in any technology. The output voltage swing is 1 V peak-to-peak at 40 Gbit/s and 0.6 V peak-to-peak at 50 Gbit/s (at 50 /spl Omega/ on-chip matching). The chips were fabricated in an advanced Si-bipolar technology (f/sub T/=35 GHz) and mounted on a comparatively simple measuring socket.

Hans-Martin Rein | J. Bock | A. Felder | J. Popp | M. Moller

[1] Yasuhiko Kuriyama,et al. Over 40 Gbit/s ultrahigh-speed multiplexer IC implemented with high f/sub max/ AlGaAs/GaAs HBTs , 1994 .

[2] J. Hauenschild,et al. A 22 Gb/s decision circuit and a 32 Gb/s regenerating demultiplexer IC fabricated in silicon bipolar technology , 1992, Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting.

[3] Hans-Martin Rein. Design aspects of 10 to 40 Gb/s digital and analog Si-bipolar ICs , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[4] Michael Schroter,et al. Investigation of very fast and high-current transients in digital bipolar IC's using both a new compact model and a device simulator , 1995, IEEE J. Solid State Circuits.

[5] J. Hauenschild,et al. 30 Gbit/s multiplexer and demultiplexer ICs in silicon bipolar technology , 1992 .

[6] J. Hauenschild,et al. 25 Gbit/s decision circuit, 34 Gbit/s multiplexer, and 40 Gbit/s demultiplexer IC in selective epitaxial Si bipolar technology , 1993 .